Document Title

1Mx8 bit Low Power and Low Voltage CMOS Static RAM

Revision History

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial draft	October 31, 2002	Preliminary
0.1	Revised - Deleted 44-TSOP2-400R package type Added Commercial product.	December 11, 2002	Preliminary
1.0	Finalized - Changed Icc from 10mA to 6mA - Changed Icc1 from 10mA to 7mA - Changed Icc2 from 50mA to 35mA - Changed Iss from 3mA to 0.4mA - Changed Iss1(Commercial) from 40μA to 25μA - Changed Iss1(industrial) from 40μA to 25μA - Changed Iss1(Automotive) from 50μA to 40μA - Changed IsR1(Automotive) from 30μA to 15μA - Changed IdR(Industrial) from 30μA to 15μA - Changed IdR(Automotive) from 40μA to 30μA	September 16, 2003	Final
2.0	Revised - Changed IsB1 of Automotive product from 40μA to 100μA - Changed IbR of Automotive product from 30μA to 80μA - Added Lead Free Products	March 27. 2005	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to yourquestions about device. If you have any questions, please contact the SAMSUNG branch offices.



1Mx8 bit Low Power full CMOS Static RAM

FEATURES

• Process Technology: Full CMOS

• Organization: 1M x8

• Power Supply Voltage: 4.5~5.5V

• Low Data Retention Voltage: 2.0V(Min)

• Three state output and TTL Compatible

• Package Type: 44-TSOP2-400F

GENERAL DESCRIPTION


The K6X8008C2B families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support various operating temperature range for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

				Power Di	ssipation		
Product Family	Operating Temperature	Vcc Range	Speed	Standby (IsB1, Max)	Operating (Icc2, Max)	PKG Type	
K6X8008C2B-B	Commercial(0~70°C)	4.5~5.5V			25μΑ		
K6X8008C2B-F	Industrial(-40~85°C)		55 ¹⁾ /70ns	25μΑ	35mA	44-TSOP2-400F	
K6X8008C2B-Q	Automotive(-40~125°C)			100μΑ			


^{1.} The parameter is measured with 50pF test load.

PIN DESCRIPTION



Name	Function	Name	Function
CS ₁ , CS ₂	Chip Select Inputs	Vcc	Power
ŌĒ	Output Enable Input	Vss	Ground
WE	Write Enable Input	A0~A19	Address Inputs
I/O1~I/O8	Data Inputs/Outputs	NC	No Connect

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Commercial Products(0~70°C)		Industrial Pr	oducts(-40~85°C)	Automotive Products(-40~125°C)			
Part Name	Function Part Name Function		Part Name	Function			
K6X8008C2B-TB55 K6X8008C2B-TB70 K6X8008C2B-UB55 K6X8008C2B-UB70	,,	K6X8008C2B-TF70 K6X8008C2B-UF55	44-TSOP2-F, 70ns, LL 44-TSOP2-F, 55ns, LL, LF	K6X8008C2B-TQ70 K6X8008C2B-UQ55			

^{1.} LF: Lead Free Product

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	I/O1~8	Mode	Power
Н	X	Х	Х	High-Z	Deselected	Standby
Х	L	Х	Х	High-Z	Deselected	Standby
L	Н	Н	Н	High-Z	Output Disabled	Active
L	Н	L	Н	Dout	Read	Active
L	Н	Х	L	Din	Write	Active

Note: X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit Remar	
Voltage on any pin relative to Vss	VIN, VOUT	-0.5 to Vcc+0.5V(max.7.0V)	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.3 to 7.0	V	-
Power Dissipation	Pb	1.0 W -		-
Storage temperature	Тѕтс	-65 to 150	°C	-
		0 to 70	°C	K6X8008C2B-B
Operating Temperature	TA	-40 to 85	°C	K6X8008C2B-F
		-40 to 125	°C	K6X8008C2B-Q

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS(1)

Item	Symbol	Product	Min	Тур	Max	Unit
Supply voltage	Vcc	K6X8008C2B Family	4.5	5.0	5.5	V
Ground	Vss	All Family	0	0	0	V
Input high voltage	ViH	K6X8008C2B Family 2.2		-	Vcc+0.5 ²⁾	V
Input low voltage	VIL	K6X8008C2B Family	-0.5 ³⁾	-	0.8	V

Note:

- Commercial Product: Ta=0 to 70°C, otherwise specified. Industrial Product: Ta=-40 to 85°C, otherwise specified. Automotive Product: Ta=-40 to 125°C, otherwise specified.
 Overshoot: Vcc+3.0V in case of pulse width ≤30ns.
- 3. Undershoot: -3.0V in case of pulse width ≤30ns.
- 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS


Item	Symbol	Test Conditions		Min	Тур	Max	Unit
Input leakage current	ILI	VIN=Vss to Vcc	/in=Vss to Vcc				μА
Output leakage current	ILO	$\overline{\text{CS}}_1=\text{ViH}, \text{CS}_2=\text{ViL or } \overline{\text{OE}}=\text{ViH or } \overline{\text{WE}}=\text{ViL}, \text{Vio}=\text{Vio}$	Vss to Vcc	-1	-	1	μА
Operating power supply current	Icc	IIO=0mA, \overline{CS} 1=VIL, CS2=VIH, \overline{WE} =VIH, VIN=VIH	or VIL	-	-	6	mA
Average operating current	lcc1 Cycle time=1μs, 100%duty, Iιο=0mA, \overline{CS} 1≤0.2V, CS2≥Vcc-0.2V, Vιν≤0.2V or Vιν≥Vcc-0.2V				-	7	mA
Avoidge operating outlone	ICC2	Cycle time=Min, IIo=0mA, 100% duty, $\overline{\text{CS}}_{1}$ =VIL VIN=VIL or VIH	-	-	35	mA	
Output low voltage	Vol	IOL = 2.1mA		-	-	0.4	V
Output high voltage	Vон	Іон = -1.0mA		2.4	-	-	V
Standby Current(TTL)	IsB	CS₁=VIH, CS₂=VIL, Other inputs=VIH or VIL		-	-	0.4	mA
Standby Current(CMOS)		Other input =0~Vcc,	K6X8008C2B-B	-	-	25	
	ISB1	1) CS₁≥Vcc-0.2V, CS₂≥Vcc-0.2V (CS₁ con-	K6X8008C2B-F	-	-	25	μА
		trolled) or 2) 0V≤CS2≤0.2V(CS2 controlled)	K6X8008C2B-Q	-	-	100	



AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.8 to 2.4V
Input rising and falling time: 5ns
Input and output reference voltage: 1.5V
Output load(see right): CL=100pF+1TTL
CL=50pF+1TTL



1.Including scope and jig capacitance

AC CHARACTERISTICS

(Vcc=4.5~5.5V, Commercial product: Ta=0 to 70°C, Industrial product: Ta=-40 to 85°C, Automotive product: Ta=-40 to 125°C)

				Speed	d Bins		
	Parameter List		55	ins	70)ns	Units
			Min	Max	Min	Max	
	Read Cycle Time	trc	55	-	70	-	ns
	Address Access Time	taa	-	55	-	70	ns
	Chip Select to Output	tco	-	55	-	70	ns
	Output Enable to Valid Output	toe	-	25	-	35	ns
Read	Chip Select to Low-Z Output	tLZ	10	-	10	-	ns
	Output Enable to Low-Z Output	toLZ	5	-	5	-	ns
	Chip Disable to High-Z Output	tHZ	0	20	0	25	ns
	Output Disable to High-Z Output	tonz	0	20	0	25	ns
	Output Hold from Address Change	tон	10	-	10	-	ns
	Write Cycle Time	twc	55	-	70	-	ns
	Chip Select to End of Write	tcw	45	-	60	-	ns
	Address Set-up Time	tas	0	-	0	-	ns
	Address Valid to End of Write	taw	45	-	60	-	ns
Write	Write Pulse Width	twp	40	-	50	-	ns
VVIIIC	Write Recovery Time	twr	0	-	0	-	ns
	Write to Output High-Z	twnz	0	20	0	20	ns
	Data to Write Time Overlap	tow	25	-	30	-	ns
	Data Hold from Write Time	tDH	0	-	0	-	ns
	End Write to Output Low-Z	tow	5	-	5	-	ns

DATA RETENTION CHARACTERISTICS


Item	Symbol	Test Condition		Min	Тур	Max	Unit
Vcc for data retention	VDR	CS₁≥Vcc-0.2V¹)	<u>CS</u> 1≥Vcc-0.2V ¹⁾		-	5.5	V
Data retention current		Vcc=3.0V, CS₁≥Vcc-0.2V¹) K6X8008C2	K6X8008C2B-B			15	
	IDR		K6X8008C2B-F	-	-	15	μА
			K6X8008C2B-Q			80	
Data retention set-up time	tsdr	See data retention waveform	0	-	-	ms	
Recovery time	trdr	See data retention wavelonn		5	-	Ī	1113

^{1.} $\overline{CS}_1 \ge Vcc-0.2V$, $CS_2 \ge Vcc-0.2V$ (\overline{CS}_1 controlled) or $CS_2 \ge Vcc-0.2V$ (CS_2 controlled).




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}_1 = \overline{OE} = V_{IL}$, $CS_2 = \overline{WE} = V_{IH}$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) $\overline{\text{(WE Controlled)}}$




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)



NOTES (WRITE CYCLE)


- A write occurs during the overlap of a low $\overline{CS}1$, a high CS2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS}1$ goes low, CS2 going high and \overline{WE} going low: A write end at the earliest transition among $\overline{CS}1$ going high, CS2 going low and \overline{WE} going high, twp is measured from the begining of write to the end of write.


 text is measured from the $\overline{CS}1$ going low or CS2 going high to the end of write.

 tas is measured from the address valid to the beginning of write.

- 4. twx is measured from the end of write to the address change. twx applied in case a write ends as $\overline{\text{CS}}_1$ or $\overline{\text{WE}}$ going high twx2 applied in case a write ends as CS2 going to low.

DATA RETENTION WAVE FORM







PACKAGE DIMENSIONS

Unit: millimeters(inches)

