Document Title

512Kx8 bit Low Power CMOS Static RAM

Revision History

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial draft	October 20,1998	Preliminary
1.0	Finalize	April 12, 1999	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



512Kx8 bit Low Power CMOS Static RAM

FEATURES

- Process Technology: TFT
- Organization: 512Kx8
- Power Supply Voltage: 4.5~5.5V
- Low Data Retention Voltage: 2V(Min)
- Three state output and TTL Compatible
- Package Type: 32-DIP-600, 32-SOP-525,

32-TSOP2-400F/R

GENERAL DESCRIPTION

The K6T4008C1C families are fabricated by SAMSUNG's advanced CMOS process technology. The families support various operating temperature ranges and various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

				Power Dissipation		
Product Family	Operating Temperature	Vcc Range	Speed	Standby (ISB1, Max)	Operating (Icc2, Max)	PKG Type
K6T4008C1C-L	Commercial (0~70°C)	4.5~5.5V	55 ¹⁾ /70ns	80μΑ		32-DIP-600, 32-SOP-525
K6T4008C1C-B				20μΑ	55mA	55mA
K6T4008C1C-P	Inderstrial (-40~85°C)	7.0°-0.0V	55 77 UIS	100μΑ	John	32-SOP-525
K6T4008C1C-F	inucistial (-40~00 C)			30μΑ		32-TSOP2-400F/R


^{1.} The parameter is measured with 50pF test load.

PIN DESCRIPTION

A18 🔲 1 🔘	32 VCC	VCC 32) 1 A18
A16 2	31 A15	A15 31		2 A16
A14 3	30 A17	A17 30		3 A14
A12 4	29 WE	WE 29		4 A12
A75	28 A13	A13 28		5 A7
A6 6	27 A8	A8 27		6 A6
A5 7 32-DIP	26 A9	A9 26	32-TSOP2	7 A5
32-SOP 32-TSOP2	25 A11	A11 25	(Reverse)	8 A4
A3 9 (Forward)	24 OE	OE24	(1.1010.00)	9 A3
A2 10 (1 01 Wala)	23 A10	A10 23		10 A2
A1 11	22 <u>CS</u>	CS 22		11 A1
A0 12	21 I/O8	I/O8 21		12 A0
I/O1 13	20 I/O7	1/07 20		13 I/O1
I/O2 14	19 I/O6	I/O6 19		14 I/O2
I/O3 15	18 I/O5	I/O5 18		15 I/O3
VSS 16	17 I/O4	I/O4 17		16 VSS
L				

Pin Name	Function
WE	Write Enable Input
CS	Chip Select Input
ŌE	Output Enable Input
A0~A18	Address Inputs
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power
Vss	Ground

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Commercial	Temperature Products(0~70°C)	Industrial Temperature Products(-40~85°C)				
Part Name Function		Part Name	Function			
K6T4008C1C-DL55	32-DIP, 55ns, Low Power	K6T4008C1C-GP55	32-SOP, 55ns, Low Power			
K6T4008C1C-DB55	32-DIP, 55ns, Low Low Power	K6T4008C1C-GF55	32-SOP, 55ns, Low Low Power			
K6T4008C1C-DL70	32-DIP, 70ns, Low Power	K6T4008C1C-GP70	32-SOP, 70ns, Low Power			
K6T4008C1C-DB70	32-DIP, 70ns, Low Low Power	K6T4008C1C-GF70	32-SOP, 70ns, Low Low Power			
K6T4008C1C-GL55	32-SOP, 55ns, Low Power	K6T4008C1C-VF55	32-TSOP2-F, 55ns, Low Low Power			
K6T4008C1C-GB55	32-SOP, 55ns, Low Low Power	K6T4008C1C-VF70	32-TSOP2-F, 70ns, Low Low Power			
K6T4008C1C-GL70	32-SOP, 70ns, Low Power	K6T4008C1C-MF55	32-TSOP2-R, 55ns, Low Low Power			
K6T4008C1C-GB70	32-SOP, 70ns, Low Low Power	K6T4008C1C-MF70	32-TSOP2-R, 70ns, Low Low Power			
K6T4008C1C-VB55	32-TSOP2-F, 55ns, Low Low Power					
K6T4008C1C-VB70	32-TSOP2-F, 70ns, Low Low Power					
K6T4008C1C-MB55	32-TSOP2-R, 55ns, Low Low Power					
K6T4008C1C-MB70	32-TSOP2-R, 70ns, Low Low Power					

FUNCTIONAL DESCRIPTION

cs	OE	WE	I/O Pin	Mode	Power
Н	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
L	Н	Н	High-Z	Output disbaled	Active
L	L	Н	Dout	Read	Active
L	X ¹⁾	L	Din	Write	Active

^{1.} X means don't care.(Must be in low or high state.)

ABSOLUTE MAXIMUM RATINGS(1)

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	VIN,VOUT	-0.5 to 7.0	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.5 to 7.0	٧	-
Power Dissipation	Pp	1.0	W	-
Storage temperature	Tstg	-65 to 150	°C	-
Operating Temperature	TA	0 to 70	°C	K6T4008C1C-L/-B
Operating reinperature	IA	-40 to 85	°C	K6T4008C1C-P/-F

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS(1)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input high voltage	VIH	2.2	-	Vcc+0.5 ²⁾	V
Input low voltage	VIL	-0.5 ³⁾	-	0.8	V

Note:

- 1. Commercial Product: T_A=0 to 70°C, otherwise specified Industrial Product: T_A=-40 to 85°C, otherwise specified
- 2. Overshoot: Vcc+3.0V in case of pulse width ≤ 30ns
- 3. Undershoot: -3.0V in case of pulse width ≤ 30ns
- 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions		Min	Тур	Max	Unit	
Input leakage current	lu	Vin=Vss to Vcc		-1	-	1	μΑ	
Output leakage current	ILO	CS=VIH or OE=VIH or WE=VIL, VIO=V	ss to Vcc	-1	-	1	μΑ	
Operating power supply current	Icc	IIO=0mA, CS=VIL, VIN=VIL or VIH, Rea	nd	-	-	10	mA	
Average operating current	ICC1	Cycle time=1μs, 100% duty, Iιο=0mA CS≤0.2V, V _{IN} ≥0.2V or V _{IN} ≥Vcc-0.2V		-	-	8	mA	
	ICC2	Cycle time=Min, 100% duty, Iio=0mA, CS=ViL, ViN=ViH or ViL			-	55	mA	
Output low voltage	Vol	IoL=2.1mA			-	0.4	V	
Output high voltage	Vон	Iон=-1.0mA		2.4	-	-	V	
Standby Current(TTL)	Isb	CS=VIH, Other inputs = VIL or VIH		-	-	3	mA	
			K6T4008C1C-L	-	-	80		
Standby Current(CMOS)	ISB1		K6T4008C1C-B	-	-	20		
Standby Current(CiviOS)	1981	C32vcc-0.2v, Other Inputs=0~vcc	K6T4008C1C-P	-	-	100	μΑ	
			K6T4008C1C-F	-	-	30		




K6T4008C1C Family

AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Test Input/Output Reference)

Input pulse level: 0.8 to 2.4V
Input rising and falling time: 5ns
Input and output reference voltage: 1.5V
Output load (See right): CL=100pF+1TTL
CL=50pF+1TTL



1. Including scope and jig capacitance

AC CHARACTERISTICS (Vcc=4.5~5.5V, Commercial product:Ta=0 to 70°C, Industrial product:Ta=-40 to 85°C)

_							
	Parameter List		55	ins	70ns		Units
			Min	Max	Min	Max	
	Read cycle time	trc	55	-	70	-	ns
	Address access time	tAA	-	55	-	70	ns
	Chip select to output	tco	-	55	-	70	ns
	Output enable to valid output	toe	-	25	-	35	ns
Read	Chip select to low-Z output	tLZ	10	-	10	-	ns
	Output enable to low-Z output	toLZ	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	20	0	25	ns
	Output disable to high-Z output	tonz	0	20	0	25	ns
	Output hold from address change	tон	10	-	10	-	ns
	Write cycle time	twc	55	-	70	-	ns
	Chip select to end of write	tcw	45	-	60	-	ns
	Address set-up time	tas	0	-	0	-	ns
	Address valid to end of write	taw	45	-	60	-	ns
Write	Write pulse width	twp	40	-	50	-	ns
WIIIC	Write recovery time	twr	0	-	0	-	ns
	Write to output high-Z	twnz	0	20	0	25	ns
	Data to write time overlap	tow	25	-	30	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	ns


DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition		Min	Тур	Max	Unit
Vcc for data retention	VDR	CS ≥Vcc-0.2V	CS ≥Vcc-0.2V			5.5	V
	ldr	Vcc=3.0V, CS≥Vcc-0.2V	K6T4008C1C-L	-	-	40	
Data retention current			K6T4008C1C-B	-	-	15	μΑ
Data retention current			K6T4008C1C-P	-	-	50	
			K6T4008C1C-F	-	-	20	
Data retention set-up time	tsdr	See data retention wavefo	arm	0	-	-	ms
Recovery time	trdr	Gee data reternion waverd	5	-	-	1113	




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled)



NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$. A write begins at the latest transition among $\overline{\text{CS}}$ going Low and $\overline{\text{WE}}$ going low : A write end at the earliest transition among $\overline{\text{CS}}$ going high and $\overline{\text{WE}}$ going high, two is measured from the begining of write to the end of write.
- 2. tcw is measured from the CS going low to the end of write.
- two is measured from the address valid to the beginning of write.
 two is measured from the end of write to the address change. two applied in case a write ends as CS or WE going high.

DATA RETENTION WAVE FORM







PACKAGE DIMENSIONS

Units: millimeter(Inch)

32 PIN DUAL INLINE PACKAGE (600mil)



32 PIN PLASTIC SMALL OUTLINE PACKAGE (525mil)





PACKAGE DIMENSIONS

Units: millimeter(Inch)

32 PIN THIN SMALL OUTLINE PACKAGE TYPE II (400F)

