4M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA

FEATURES

- 3.0V & 3.3V power supply.
- LVCMOS compatible with multiplexed address.
- · Four banks operation.
- MRS cycle with address key programs.
 - -. CAS latency (1, 2 & 3).
 - -. Burst length (1, 2, 4, 8 & Full page).
- -. Burst type (Sequential & Interleave).
- · EMRS cycle with address key programs.
- All inputs are sampled at the positive going edge of the system clock.
- · Burst read single-bit write operation.
- Special Function Support.
 - -. PASR (Partial Array Self Refresh).
 - -. Internal TCSR (Temperature Compensated Self Refresh)
- DQM for masking.
- Auto refresh.
- 64ms refresh period (8K cycle).
- Commercial Temperature Operation (-25°C ~ 70°C).
- Extended Temperature Operation (-25°C ~ 85°C).
- 90Balls FBGA (-SXXX -Pb, -DXXX -Pb Free).

GENERAL DESCRIPTION

The K4M513233C is 536,870,912 bits synchronous high data rate Dynamic RAM organized as $4 \times 4,196,304$ words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth and high performance memory system applications.

ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
K4M513233C-S(D)N/G/L/F75	133MHz(CL=3), 111MHz(CL=2)	LVCMOS	90 FBGA Pb
K4M513233C-S(D)N/G/L/F7L*1	133MHz(CL=3), 83MHz(CL=2)	LUGMOO	(Pb Free)

- S(D)N/G : Low Power, Extended Temperature(-25°C ~ 85°C)

- S(D)L/F : Low Power, Commercial Temperature(-25°C ~ 70°C)

NOTES :

1. In case of 40MHz Frequency, CL1 can be supported.

Address configuration

Organization	Bank	Row	Column Address
16Mx32	BA0,BA1	A0 - A12	A0 - A8

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PRO-VIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.


1. For updates or additional information about Samsung products, contact your nearest Samsung office.

2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.




Mobile-SDRAM

FUNCTIONAL BLOCK DIAGRAM






Mobile-SDRAM



A

3




	< Top View ^{*2} >											
	90Ball(6x15) FBGA											
	1	2	3	7	8	9						
А	DQ26	DQ24	Vss	Vdd	DQ23	DQ21						
В	DQ28	Vddq	Vssq	Vddq	Vssq	DQ19						
С	Vssq	DQ27	DQ25	DQ22	DQ20	Vddq						
D	Vssq	DQ29	DQ30	DQ17	DQ18	Vddq						
Е	Vddq	DQ31	NC	NC	DQ16	Vssq						
F	Vss	DQM3	A3	A2	DQM2	Vdd						
G	A4	A5	A6	A10	A0	A1						
Н	A7	A8	A12	NC	BA1	A11						
J	CLK	CKE	A9	BA0	CS	RAS						
К	DQM1	NC	NC	CAS	WE	DQM0						
L	Vddq	DQ8	Vss	Vdd	DQ7	Vssq						
М	Vssq	DQ10	DQ9	DQ6	DQ5	Vddq						
Ν	Vssq	DQ12	DQ14	DQ1	DQ3	Vddq						
Р	DQ11	Vddq	Vssq	Vddq	Vssq	DQ4						
R	DQ13	DQ15	Vss	Vdd	DQ0	DQ2						



#A1 Ball Origin Indicator





[Unit::mm]

Symbol	Min	Тур	Мах
А	-	-	1.00
A ₁	0.25	-	-
E	10.9	11.0	11.1
E ₁	-	6.40	-
D	12.9	13.0	13.1
D ₁	-	11.2	-
е	-	0.80	-
b	0.45	0.50	0.55
Z	-	-	0.10



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	Po	1.0	W
Short circuit current	los	50	mA

NOTES:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = -25 to 85°C for Extended, -25 to 70°C for Commercial)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd	2.7	3.0	3.6	V	1
Supply voltage	Vddq	2.7	3.0	3.6	V	1
Input logic high voltage	Vін	2.2	3.0	VDDQ + 0.3	V	2
Input logic low voltage	VIL	-0.3	0	0.5	V	3
Output logic high voltage	Vон	2.4	-	-	V	Іон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IOL = 2mA
Input leakage current	lu	-10	-	10	uA	4

NOTES :

NOTES :
1. Under all conditions, VDDQ must be less than or equal to VDD.
2. VIH (max) = 5.3V AC. The overshoot voltage duration is ≤ 3ns.
3. VIL (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.
4. Any input 0V ≤ VIN ≤ VDDQ. Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.
5. Dout is disabled, 0V ≤ VOUT ≤ VDDQ.

$\label{eq:capacity} \textbf{CAPACITANCE} ~(\texttt{VDD} = 3.0\texttt{V \& } 3.3\texttt{V}, \texttt{TA} = 23^{\circ}\texttt{C}, \texttt{f} = \texttt{1MHz}, \texttt{VREF} = \texttt{0.9V} \pm \texttt{50} \texttt{ mV})$

Pin	Symbol	Min	Max	Unit	Note
Clock	CCLK	1.5	3.5	pF	
RAS, CAS, WE, CS, CKE	CIN	1.5	3.0	pF	
DQM	CIN	1.5	3.0	pF	
Address	CADD	1.5	3.0	pF	
DQ0 ~ DQ31	Соит	2.0	4.5	pF	



DC CHARACTERISTICS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = -25 to 85°C for Extended, -25 to 70°C for Commercial)

Parameter	Symbol		Toot Co	dition	Ver	sion	Unit	Note
Parameter	Symbol		Test Cor	lation	-75	Unit	Note	
Operating Current (One Bank Active)	Icc1	Burst length = $T_{RC} \ge t_{RC}(min)$ lo = 0 mA	1		110	110	mA	1
Precharge Standby Current	Icc2P	CKE ≤ VIL(max)	, tcc = 10	Dns	1	.0	m۸	
in power-down mode	Icc2PS	Icc1Burst length = 1 trc \geq trc(min) Io = 0 mA110110110mAIcc2PCKE \leq VIL(max), tcc = 10ns1.0mAIcc2PSCKE \leq VIL(max), tcc = ∞ 1.0mAIcc2NCKE \geq VIH(min), $\overline{CS} \geq$ VIH(min), tcc = 10ns Input signals are changed one time during 20ns1.5mAIcc2NSCKE \leq VIL(max), tcc = 10ns Input signals are changed one time during 20ns5mAIcc2NSCKE \leq VIL(max), tcc = 10ns Input signals are stable8mAIcc3PSCKE \leq VIL(max), tcc = 10ns Input signals are changed one time during 20ns30mAIcc3NSCKE \leq VIL(max), tcc = 10ns 						
Precharge Standby Current	Icc2N	CKE ≥ Vıн(min), Input signals are	, <mark>CS</mark> ≥ Vıı e change	⊣(min), tcc = 10ns d one time during 20ns	1	5		
in non power-down mode	Icc2NS			/IL(max), tcc = ∞		5	mA	
Active Standby Current	Icc3P	$CKE \le VIL(max)$, tcc = 10	Dns		8		
in power-down mode	Icc3PS	CKE & CLK \leq V	ı∟(max), t	$\infty = \infty$		8	mA	
Active Standby Current	Icc3N		3	mA				
in non power-down mode (One Bank Active)	Icc3NS			/IL(max), tcc = ∞	2	20	- mA mA mA mA	
Operating Current (Burst Mode)	Icc4	Page burst 4Banks Activate	ed		150	105	mA	1
Refresh Current	Icc5	$tRC \ge tRC(min)$			180	180	mA	2
				-N/L	8	00	uA	
				Internal TCSR	45 ^{*4}	85/70	°C	3
Self Refresh Current	esh Current Icc6 $CKE \le 0.2V$		-G/F	Full Array	500	500 800		
			1/2 of Full Array		450 700		uA	
				1/4 of Full Array	425	625	uA 85/70 °C 800	

NOTES:

1. Measured with outputs open.

2. Refresh period is 64ms.

3. Internal TCSR can be supported.

In commercial Temp : 45°C/70°C, In extended Temp : 45°C/85°C

4. It has +/-5 °C tolerance.

5. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ).



Mobile-SDRAM

AC OPERATING TEST CONDITIONS (VDD = 2.7V ~ 3.6V, TA = -25 to 85°C for Extended, -25 to 70°C for Commercial)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4 / 0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Figure 2	




Figure 2. AC Output Load Circuit



OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Symbol	Ver	sion	Unit	Note
Parameter		Symbol	-75	-7L	Unit	Note
Row active to row active delay		trrd(min)	15	15	ns	1
RAS to CAS delay		trcd(min)	18	22.5	ns	1
Row precharge time		trp(min)	18	22.5	ns	1
Dow optive time		tras(min)	45	45	ns	1
Row active time		tRAS(max)	1	00	us	
Row cycle time		tRC(min)	63	67.5	ns	1,6
Last data in to row precharge		tRDL(min)	2		CLK	2
Last data in to Active delay		tDAL(min)	tRDL + tRP		-	3
Last data in to new col. address delay	,	tcol(min)		1	CLK	2
Last data in to burst stop		tBDL(min)		1	CLK	2
Col. address to col. address delay		tccd(min)		1	CLK	4
Number of valid output data	CA	S latency=3		2		
Number of valid output data CAS		S latency=2		1	ea	5
Number of valid output data	CA	S latency=1	-	0		

NOTES:

1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time

and then rounding off to the next higher integer.

2. Minimum delay is required to complete write.

3. Minimum tRDL=2CLK and tDAL(= tRDL + tRP) is required to complete both of last data write command(tRDL) and precharge command(tRP).

4. All parts allow every cycle column address change.

5. In case of row precharge interrupt, auto precharge and read burst stop.

6. Maximum burst refresh cycle : 8



Paramet		Symbol	-	75	-7	7L	Unit	Note
Faraniet	e	Symbol	Min	Max	Min	Max	Unit	Note
	CAS latency=3	tcc	7.5		7.5			
CLK cycle time	CAS latency=2	tcc	9.0	1000	12	1000	ns	1
	CAS latency=1	tcc	-		25			
	CAS latency=3	tsac		5.4		5.4		
CLK to valid output delay	CAS latency=2	tsac		7		8	ns	1,2
	CAS latency=1	tsac		-		20		
	CAS latency=3	tон	2.5		2.5			
Output data hold time	CAS latency=2	tон	2.5		2.5		ns	2
	CAS latency=1	tон	-		2.5		-	
CLK high pulse width	L	tсн	2.5		2.5		ns	3
CLK low pulse width		tc∟	2.5		2.5		ns	3
Input setup time		tss	2.0		2.0		ns	3
Input hold time		tsн	1.0		1.0		ns	3
CLK to output in Low-Z		tslz	1		1		ns	2
	CAS latency=3			5.4		5.4		
CLK to output in Hi-Z	CAS latency=2	tsнz		7		8	ns	
	CAS latency=1	1		-		20	ns n	

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

NOTES :

1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.

3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.



SIMPLIFIED TRUTH TABLE

C	COMMAND		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	BA 0,1	A10/AP	AA12,11, A9 ~ A0	Note	
Register	Mode Regis	ster Set	Н	Х	L	L	L	L	Х		OP CO	DE	1, 2	
	Auto Refres	h	н	Н	L	L	L	н	x		Х		3	
Refresh	o. "	Entry		L	L	L	L		~		~		3	
Reliesh	Self Refresh	Exit	L	н	L	Н	Н	н	х		Х		3	
		LXII	L		Н	Х	Х	Х			~		3	
Bank Active & Ro	ow Addr.		Н	Х	L	L	Н	н	Х	V	Row A	Address		
Read &	Auto Precha	arge Disable		V		н			X		L	Column	4	
Column Address	Auto Precha	arge Enable	Н	Х	L	н	L	н	Х	H I I I I I I I I I I I I I I I I I I I		Address (A0~A8)	4, 5	
Write &		arge Disable								L Column			4	
Column Address Auto Precharge Enable		H	х	L	Н	L	L	Х	V	Н	Address (A0~A8)	4, 5		
Burst Stop	I		н	Х	L	Н	Н	L	Х		Х		6	
Due als anns	Bank Select	tion		Н	х			Н	L	х	V	L	V	
Precharge	All Banks		п	~	L	L	н	L	~	Х	Н	Х		
		Entry	н	L	Н	Х	Х	Х	x					
Clock Suspend o Active Power Dov		Linuy		L	L	V	V	V			Х			
		Exit	L	Н	Х	Х	Х	Х	Х					
		Entry	н	L	Н	Х	Х	Х	x					
Precharge Power	r Down	Entry	п	L	L	Н	Н	н	^		х			
Mode		Exit	L	н	Н	Х	Х	Х	х		~			
		LXII	L		L	V	V	V						
DQM			Н			Х			V		Х		7	
No Operation Co	mmand		н	х	Н	Х	Х	Х	x		Х			
The Operation Co	minanu		11	^	L	Н	Н	Н			~			

NOTES :

1. OP Code : Operand Code

A0 ~ A12 & BA0 ~ BA1 : Program keys. (@MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are the same as CBR refresh of DRAM. The automatical precharge without row precharge command is meant by "Auto". Auto/self refresh can be issued only at all banks precharge state. Partial self refresh can be issued only after setting partial self refresh mode of EMRS.

4. BA0 ~ BA1 : Bank select addresses.

5. During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation, it makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).



(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

A. MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with Normal MRS

Address	BA0 ~ BA1	A12 ~ A10/AP	A9 ^{*2}	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	"0" Setting for Normal MRS	RFU ^{*1}	W.B.L	Test	Mode	CAS Latency			ΒТ	Burst Leng		gth

Normal MRS Mode

	٦	Test Mode	CAS Latency					Burst	Туре	Burst Length						
A8	A7	Туре	A6	A5	A4	Latency	A3	-	Туре	A2	A1	A0	BT=0	BT=1		
0	0	Mode Register Set	0	0	0	Reserved	0	Se	quential	0	0	0	1	1		
0	1	Reserved	0	0	1	1	1	Int	erleave	0	0	1	2	2		
1	0	Reserved	0	1	0	2	Mode Select			0	1	0	4	4		
1	1	Reserved	0	1	1	3	BA1	BA0	Mode	0	1	1	8	8		
	Write	e Burst Length	1	0	0	Reserved				1	0	0	Reserved	Reserved		
A9		Length	1	0	1	Reserved	0		Setting for Nor-	1	0	1	Reserved	Reserved		
0		Burst	1	1	0	Reserved		0	mal MRS	1	1	0	Reserved	Reserved		
1		Single Bit	1	1	1	Reserved				1	1	1	Full Page ^{*3}	Reserved		

Register Programmed with Extended MRS

Address	BA1	BA0	A12 ~ A10/AP	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	Mode	Select		RFU ^{*1}			D	S	RF	U ^{*1}	PASR		

EMRS for PASR(Partial Array Self Ref.) & DS(Driver Strength)

		Mode Sele	ct			Driv	er Stre	ngth	PASR						
BA1	BA0		Mode		A6	A5	Drive	r Strength	A2	A1	A0	Size of Refreshed Array			
0	0	No	rmal MRS		0	0		Full		0	0	Full Array			
0	1	R	eserved		0	1		1/2		0	1	1/2 of Full Array			
1	0	EMRS for	· Mobile SDF	RAM	1	0	Re	Reserved		1	0	1/4 of Full Array			
1	1	R	eserved		1	1	1 Reserved			1	1	Reserved			
	I		Reserved A	Addre	SS		Į		1	0	0	Reserved			
A12~/	A10/AP	A9	A8	A	7	A	4	A3	1	0	1	Reserved			
	0	0 0 0 0 0		0	1	1	0	Reserved							
	v			0	1	1	1	Reserved							

NOTES:


RFU(Reserved for future use) should stay "0" during MRS cycle.
 If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.
 Full Page Length : x32 : 64Mb(256) , 128Mb (256), 256Mb (512), 512Mb (512)



Partial Array Self Refresh

1. In order to save power consumption, Mobile SDRAM has PASR option.

2. Mobile SDRAM supports 3 kinds of PASR in self refresh mode : Full Array, 1/2 of Full Array and 1/4 of Full Array.



Internal Temperature Compensated Self Refresh (TCSR)

In order to save power consumption, Mobile-SDRAM includes the internal temperature sensor and control units to control the self refresh cycle automatically according to the two temperature range ; 45 °C and 85 °C(for Extended), 70 °C(for Commercial).
 If the EMRS for external TCSR is issued by the controller, this EMRS code for TCSR is ignored.

3. It has +/-5 °C tolerance.

Temperature Range	-N/L		Unit		
	-IN/L	Full Array	1/2 of Full Array	1/4 of Full Array	
85/70 °C	800	800	700	625	uA
45 °C ^{*3}	800	500	450	425	uA

B. POWER UP SEQUENCE

1. Apply power and attempt to maintain CKE at a high state and all other inputs may be undefined.

- Apply VDD before or at the same time as VDDQ.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3. Issue precharge commands for all banks of the devices.
- 4. Issue 2 or more auto-refresh commands.

5. Issue a mode register set command to initialize the mode register.

6. Issue a extended mode register set command to define DS or PASR operating type of the device after normal MRS.

For operating with DS or PASR, set DS or PASR mode in EMRS setting stage.

In order to adjust another mode in the state of DS or PASR mode, additional EMRS set is required but power up sequence is not needed again at this time. In that case, all banks have to be in idle state prior to adjusting EMRS set.



C. BURST SEQUENCE

1. BURST LENGTH = 4

Initial A	Address		Secu	ential		Interleave							
A1	A0		ocqu	entia		incilcuve							
0	0	0	1	2	3	0	1	2	3				
0	1	1	2	3	0	1	0	3	2				
1	0	2	3	0	1	2	3	0	1				
1	1	3	0	1	2	3	2	1	0				

2. BURST LENGTH = 8

Init	ial Addr	ess		Sequential									Interleave								
A2	A1	A0				Jequ	entiai														
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7			
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6			
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5			
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4			
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3			
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2			
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1			
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0			

