3Document Title

512Kx8 Bit High Speed Static RAM(3.3V Operating).
Operated at Commercial and Industrial Temperature Ranges.

Revision History

RevNo.	<u>History</u>		<u>Draft Data</u>	<u>Remark</u>		
Rev. 0.0	Initial release wi	th Preliminary.	Feb. 12. 1999	Preliminary		
Rev. 1.0	1.1 Removed Lo 1.2 Removed Da 1.3 Changed Isa	ata Retention Ch	Mar. 29. 1999	Preliminary		
Rev. 2.0	Relax D.C parar	neters.	Aug. 19. 1999	Preliminary		
	Item		Previous	Current		
		12ns	160mA	195mA		
	Icc	15ns	155mA	190mA		
		20ns	150mA	185mA		
Rev. 3.0	3.1 Delete Prelir 3.2 Update D.C	•	10ns part.		Mar. 27. 2000	Final

		Previous		Current			
	Icc	Isb	lsb1	Icc	Isb	lsb1	
10ns	-			155mA		10mA	
12ns	195mA	70mA	20mA	145mA	60mA		
15ns	190mA	701117		135mA	OUITIA		
20ns	185mA			125mA			

Rev. 4.0	Add Low Power-Ver.	Apr. 24. 2000	Final
Rev. 5.0	Delete 20ns speed bin	Sep. 24. 2001	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



512K x 8 Bit High-Speed CMOS Static RAM

FEATURES

• Fast Access Time 10,12,15ns(Max.)

• Low Power Dissipation

Standby (TTL) : 60mA(Max.) (CMOS) : 10mA(Max.)

1.2mA(Max.) L-Ver. only

Operating K6R4008V1C-10 : 155mA(Max.) K6R4008V1C-12 : 145mA(Max.)

K6R4008V1C-15: 135mA(Max.)

• Single 3.3±0.3V Power Supply

• TTL Compatible Inputs and Outputs

• Fully Static Operation

- No Clock or Refresh required

• Three State Outputs

• 2V Minimum Data Retention : L-Ver. only

• Center Power/Ground Pin Configuration


• Standard Pin Configuration

K6R4008V1C-J: 36-SOJ-400 K6R4008V1C-T: 44-TSOP2-400BF

GENERAL DESCRIPTION

The K6R4008V1C is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits. The K6R4008V1C uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4008V1C is packaged in a 400 mil 36-pin plastic SOJ and 44-pin plastic TSOP type II.


FUNCTIONAL BLOCK DIAGRAM




ORDERING INFORMATION

K6R4008V1C-C10/C12/C15	Commercial Temp.
K6R4008V1C-I10/I12/I15	Industrial Temp.

PIN CONFIGURATION (Top View)





PIN FUNCTION

Pin Name	Pin Function
A0 - A18	Address Inputs
WE	Write Enable
CS	Chip Select
ŌE	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss		VIN, VOUT	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss		Vcc	-0.5 to 4.6	V
Power Dissipation	Power Dissipation		1.0	W
Storage Temperature	Storage Temperature		-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
	Industrial	Та	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.0	-	Vcc+0.3***	V
Input Low Voltage	VIL	-0.3**	-	0.8	V

^{*} The above parameters are also guaranteed at industrial temperature range.
** $V_{IL}(Min) = -2.0V$ a.c(Pulse Width $\leq 8ns$) for $I \leq 20mA$.
*** $V_{IH}(Max) = V_{CC} + 2.0V$ a.c (Pulse Width $\leq 8ns$) for $I \leq 20mA$

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Condition	าร		Min	Max	Unit
Input Leakage Current	lu	VIN=Vss to Vcc	-2	2	μΑ		
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT=Vss to Vcc			-2	2	μΑ
Operating Current	Icc	Min. Cycle, 100% Duty	Com.	10ns	-	155	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA	or VIL, IOUT=0mA	12ns	-	145	
				15ns	-	135	
			Ind.	10ns	-	170	
				12ns	-	160	
			15ns				
Standby Current	Isb	Min. Cycle, CS=Vін			-	60	mA
Isв1 f=0MHz, CS ≥Vcc-0.2		f=0MHz, CS ≥Vcc-0.2V,	Norrmal		-	10	
	VIN≥Vcc-0.2V or VIN≤0.2V	L-Ver.		-	1.2		
Output Low Voltage Level	Vol	IoL=8mA				0.4	V
Output High Voltage Level	Vон	IOH=-4mA			2.4	-	V

^{*} The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

^{*} Capacitance is sampled and not 100% tested.




AC CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise noted.)

TEST CONDITIONS*


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

^{*}The above test conditions are also applied at industrial temperature range.

Output Loads(A)



Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



READ CYCLE*

Danamatan.	Comple ed	K6R400	K6R4008V1C-10		K6R4008V1C-12		K6R4008V1C-15	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	10	-	12	-	15	-	ns
Address Access Time	tAA	-	10	-	12	-	15	ns
Chip Select to Output	tco	-	10	-	12	-	15	ns
Output Enable to Valid Output	toe	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	0	7	ns
Output Disable to High-Z Output	tonz	0	5	0	6	0	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	10	-	12	-	15	ns

^{*} The above parameters are also guaranteed at industrial temperature range.

^{*} Capacitive Load consists of all components of the test environment.

^{*} Including Scope and Jig Capacitance

K6R4008V1C-C/C-L, K6R4008V1C-I/C-P


WRITE CYCLE*

Parameter	K6R4008V1C-10		8V1C-10	K6R400	8V1C-12	K6R4008V1C-15		l lmi4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	10	-	12	-	15	-	ns
Chip Select to End of Write	tcw	7	-	8	-	10	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	7	-	8	-	10	-	ns
Write Pulse Width(OE High)	twp	7	-	8	-	10	-	ns
Write Pulse Width(OE Low)	twP1	10	-	12	-	15	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	5	0	6	0	7	ns
Data to Write Time Overlap	tow	5	-	6	-	7	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns


^{*} The above parameters are also guaranteed at industrial temperature range.

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES(WRITE CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or Vol levels.
- 4. At any given temperature and voltage condition, thz(Max.) is less than thz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested. 6. Device is continuously selected with CS=V_{IL}.
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.




TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)



K6R4008V1C-C/C-L, K6R4008V1C-I/C-P

NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of $\overline{\text{CS}}$ going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current		
Н	Х	X*	Not Select	High-Z	ISB, ISB1		
L	Н	Н	Output Disable	High-Z	Icc		
L	Н	L	Read	Dout	Icc		
L	L	Х	Write	DIN	Icc		


^{*} X means Don't Care.

DATA RETENTION CHARACTERISTICS*(TA=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Vcc for Data Retention	Vdr	CS ≥Vcc - 0.2V	2.0	-	3.6	V
Data Retention Current	IDR	Vcc=3.0V, CS ≥Vcc - 0.2V Vin ≥ Vcc - 0.2V or Vin≤0.2V	-	-	1.0	mA
		Vcc=2.0V, CS ≥Vcc - 0.2V Vin≥Vcc - 0.2V or Vin≤0.2V	-	-	0.7	
Data Retention Set-Up Time	tsdr	See Data Retention Wave form(below)	0	-	-	ns
Recovery Time	trdr		5	-	-	ms

The above parameters are also guaranteed at industrial temperature range. Data Retention Characteristic is for L-ver only.

DATA RETENTION WAVE FORM





PACKAGE DIMENSIONS

Units:millimeters/Inches

36-SOJ-400

