## **Document Title**

### 64Kx16 Bit High-Speed CMOS Static RAM(5.0V Operating). Operated at Commercial and Industrial Temperature Ranges.

## **Revision History**

Rev.No.	History	Draft Data	<u>Remark</u>
Rev. 0.0	Initial release with preliminary.	Aug. 5. 1998	Preliminary
Rev. 1.0	Relax DC characteristics.ItemPreviousChangedIcc12ns90mA95mA15ns88mA93mA20ns85mA90mA	Sep. 7. 1998	Preliminary
Rev. 2.0	Add 48-fine pitch BGA.	Sep. 17. 1998	Preliminary
Rev. 2.1	Changed device part name for FP-BGA.      Item    Previous    Changed      Symbol    Z    F      ex) K6R1016C1C-Z -> K6R1016C1C-F	Nov. 5. 1998	Final
Rev. 2.2	Changed device ball name for FP-BGA.        Previous      Changed        I/O1 ~ I/O8      I/O9 ~ I/O16        I/O9 ~ I/O16      I/O1 ~ I/O8	Dec. 10. 1998	Final
Rev. 3.0	Added Data Retention Characteristics.	Mar. 3. 1999	Final
Rev. 3.1	Add 10ns part.	Mar. 3. 2000	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.




## 64K x 16 Bit High-Speed CMOS Static RAM

### FEATURES

- Fast Access Time 10,12,15,20ns(Max.)
- Low Power Dissipation
  - Standby (TTL) : 30mA(Max.) (CMOS) : 5mA(Max.) 0.5mA(Max.) L-ver. only Operating K6R1016C1C-10: 105mA(Max.) K6R1016C1C-12: 95mA(Max.) K6R1016C1C-15: 93mA(Max.) K6R1016C1C-20: 90mA(Max.)
- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- 2V Minimum Data Retention; L-ver. only
- Center Power/Ground Pin Configuration
- Data Byte Control: LB: I/O1~ I/O8, UB: I/O9~ I/O16
- Standard Pin Configuration:
  - K6R1016C1C-J: 44-SOJ-400 K6R1016C1C-T: 44-TSOP2-400BF K6R1016C1C-F: 48-Fine pitch BGA with 0.75 Ball pitch

## FUNCTIONAL BLOCK DIAGRAM



### **GENERAL DESCRIPTION**

The K6R1016C1C is a 1,048,576-bit high-speed Static Random Access Memory organized as 65,536 words by 16 bits. The K6R1016C1C uses 16 common input and output lines and has at output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control (UB, LB). The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1016C1C is packaged in a 400mil 44-pin plastic SOJ or TSOP2 forward or 48-Fine pitch BGA.

### **ORDERING INFORMATION**

K6R1016C1C-C10/C12/C15/C20	Commercial Temp.
K6R1016C1C-I10/I12/I15/I20	Industrial Temp.


#### **PIN FUNCTION**


Pin Name	Pin Function
A0 - A15	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
LB	Lower-byte Control(I/O1~I/O8)
UB	Upper-byte Control(I/O9~I/O16)
I/O1 ~ I/O16	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection



## **CMOS SRAM**

## PIN CONFIGURATION(TOP VIEW)





#### **ABSOLUTE MAXIMUM RATINGS\***

Param	neter	Symbol	Rating	Unit
Voltage on Any Pin Relative	e to Vss	Vin, Vout	-0.5 to Vcc+0.5	V
Voltage on Vcc Supply Rela	ative to Vss	Vcc -0.5 to 7.0		V
Power Dissipation		Pd	1	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	ТА	0 to 70	°C
	Industrial	ТА	-40 to 85	°C

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC OPERATING CONDITIONS\*(TA= to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	Viн	2.2	-	Vcc+0.5***	V
Input Low Voltage	VIL	-0.5**	-	0.8	V

\* The above parameters are also guaranteed at industrial temperature range.

\*\*  $V_{IL}(Min) = -2.0V \text{ a.c}(Pulse Width \le 8ns) \text{ for } I \le 20mA.$ 

\*\*\*  $V_{IH}(Max) = V_{CC} + 2.0V a.c(Pulse Width \le 8ns) for I \le 20mA.$ 



## DC AND OPERATING CHARACTERISTICS\*(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	ILI	VIN=Vss to Vcc	-2	2	μΑ	
Output Leakage Current	Ilo	CS=VIH or OE=VIH or WE=VIL VOUT=Vss to Vcc			2	μΑ
Operating Current	Icc	Min. Cycle, 100% Duty	10ns	-	105	mA
		CS=VIL, VIN = VIH or VIL, IOUT=0mA	12ns	-	95	
			15ns	-	93	
			20ns	-	90	-
Standby Current	lsв	Min. Cycle, CS=VIH		-	30	mA
	ISB1	f=0MHz, CS ≥Vcc-0.2V,	Normal	-	5	mA
		VIN≥Vcc-0.2V or VIN ≤0.2V	L-Ver.	-	0.5	
Output Low Voltage Level	Vol	Iol=8mA		-	0.4	V
Output Llink Valta an Lough	Vон	Іон=-4mA		2.4	-	V
Output High Voltage Level	V0H1**	Іон1=-0.1mA	-	3.95	V	

\* The above parameters are also guaranteed at industrial temperature range. \*\* Vcc=5.0V $\pm$ 5%, Temp.=25°C

#### CAPACITANCE\*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	Ci/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF


\* Capacitance is sampled and not 100% tested.


#### AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.) **TEST CONDITIONS\***


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

\* The above test conditions are also applied at industrial temperature range.

#### Output Loads(A)







\* Capacitive Load consists of all components of the test environment.

\* Including Scope and Jig Capacitance



Parameter	Symbol	K6R101	6C1C-10	K6R101	6C1C-12	K6R101	6C1C-15	K6R101	6C1C-20	Unit
Faidilielei	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	tRC	10	-	12	-	15	-	20	-	ns
Address Access Time	taa	-	10	-	12	-	15	-	20	ns
Chip Select to Output	tco	-	10	-	12	-	15	-	20	ns
Output Enable to Valid Output	tOE	-	5	-	6	-	7	-	9	ns
UB, LB Access Time	tвА	-	5	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	t∟z	3	-	3	-	3	-	3	-	ns
UB, LB Enable to Low-Z Output	tBLZ	0	-	0	-	0	-	0	-	ns
Output Enable to Low-Z Output	toLz	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	-	7	-	9	ns
Output Disable to High-Z Output	tohz	0	5	0	6	-	7	-	9	ns
UB, LB Disable to High-Z Output	tBHZ	0	5	0	6	-	7	-	9	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	10	-	12	-	15	-	20	ns

#### **READ CYCLE\***

\* The above parameters are also guaranteed at industrial temperature range.


#### WRITE CYCLE\*

Parameter	Symbol	K6R101	6C10-12	K6R101	6C1C-12	K6R101	6C1C-15	K6R101	6C1C-20	Unit
Falameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	10	-	12	-	15	-	20	-	ns
Chip Select to End of Write	tcw	7	-	8	-	9	-	10	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	7	-	8	-	9	-	10	-	ns
Write Pulse Width(OE High)	tWP	7	-	8	-	9	-	10	-	ns
Write Pulse Width(OE Low)	tWP1	10	-	12	-	15	-	20	-	ns
UB, LB Valid to End of Write	tBW	7	-	8	-	9	-	10	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	5	0	6	0	7	0	9	ns
Data to Write Time Overlap	tDW	5	-	6	-	7	-	8	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	3	-	ns

\* The above parameters are also guaranteed at industrial temperature range.


#### **TIMMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH, UB, LB=VIL






#### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)



#### NOTES(READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=ViL.
- 7. Address valid prior to coincident with  $\overline{CS}$  transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

#### TIMING WAVEFORM OF WRITE CYCLE(1) (OE =Clock)






#### TIMING WAVEFORM OF WRITE CYCLE(2) (OE =Low fixed)




TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)





#### TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)



#### NOTES(WRITE CYCLE)

- All write cycle timing is referenced from the <u>last valid address to the first transition address</u>.
  A write occurs during the overlap of a low CS, <u>WE</u>, LB and UB. <u>A write begins at the latest transition CS going low and WE</u> going low; A write ends at the earliest transition CS going high or WE going high. two is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of CS going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twr is measured from the end of write to the address change. twr applied in case a write ends as CS or WE going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
  If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

cs	WE	OE	LB	UB	Mada	I/O P		Supply Current
63	VVE	0E	LD	UВ	Wode	I/O1~I/O8	I/O9~I/O16	Supply Current
н	Х	Х*	Х	Х	Not Select	High-Z	High-Z	ISB, ISB1
L	н	Н	Х	Х	Output Disable	High-Z	High-Z	lcc
L	Х	Х	Н	Н				
L	Н	L	L	н	Read	Dout	High-Z	lcc
			Н	L		High-Z	Dout	
			L	L		Dout	Dout	
L	L	Х	L	Н	Write	DIN	High-Z	lcc
			Н	L		High-Z	DIN	
			L	L		DIN	DIN	

#### **FUNCTIONAL DESCRIPTION**

\* X means Don't Care.




### DATA RETENTION CHARACTERISTICS\*(TA=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Vcc for Data Retention	Vdr	CS≥Vcc-0.2V	2.0	-	5.5	V
Data Retention Current	Idr	Vcc=3.0V,	-	-	0.4	mA
		Vcc=2.0V, CS≥Vcc-0.2V Vin≥Vcc-0.2V or Vin≤0.2V	-	-	0.3	
Data Retention Set-Up Time	tSDR	See Data Retention	0	-	-	ns
Recovery Time	trdr	Wave form(below)	5	-	-	ms

\* The above parameters are also guaranteed at industrial temperature range. Data Retention Characteristic is for L-ver only.

## DATA RETENTION WAVE FORM





# K6R1016C1C-C/C-L, K6R1016C1C-I/C-P


**CMOS SRAM** 

#### PACKAGE DIMENSIONS


Units:millimeters/Inches

Units:millimeters/Inches

#### 44-SOJ-400



44-TSOP2-400BF




SAMSUNG ELECTRONICS

# K6R1016C1C-C/C-L, K6R1016C1C-I/C-P

# **CMOS SRAM**

### PACKAGE OUTLINE

(Units : millimeter)





E1

E2

Y

0.80

0.25

-

-

0.20

-

-

0.30

0.08