# 64Mb K-die SDRAM Specification

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.

2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure couldresult in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

\* Samsung Electronics reserves the right to change products or specification without notice.



# **Revision History**

Revision	Month	Year	History			
0.0	January	2005	- Target spec release			
0.1	March	2005	Change DC current			
0.2	April	2005	- Delete bit organization for x4			
0.3	July	2005	- Delete 7ns speed bin			
1.0	September	2005	- Final spec release			
1.1	February	2006	- Added 5ns speed bin for x16			



# 2M x 8Bit x 4Banks / 1M x 16Bit x 4Banks SDRAM

# FEATURES

- JEDEC standard 3.3V power supply
- LVTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
  - -. CAS latency (2 & 3)
  - -. Burst length (1, 2, 4, 8 & Full page)
  - -. Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst read single-bit write operation
- DQM (x8) & L(U)DQM (x16) for masking
- Auto & self refresh
- 64ms refresh period (4K cycle)
- Pb/Pb-free Package
- RoHS compliant for Pb-free Package

# GENERAL DESCRIPTION

The K4S640832K / K4S641632K is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 8 bits, / 4 x 1,048,576 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

### **Ordering Information**

Part No.	Orgainization	Max Freq.	Interface	Package
K4S640832K-T(U)C/L75	8Mb x 8	8Mb x 8 133MHz(CL=3)		
K4S641632K-T(U)C/L50		200MHz(CL=3)	LVTTL	54pin TSOP(II)
K4S641632K-T(U)C/L60	4Mb x 16	166MHz(CL=3)		Pb (Pb-free)
K4S641632K-T(U)C/L75		133MHz(CL=3)		


Organization	Row Address	Column Address		
8Mx8	A0~A11	A0-A8		
4Mx16	A0~A11	A0-A7		

### Row & Column address configuration



# K4S640832K K4S641632K


# Package Physical Dimension



# 54Pin TSOP(II) Package Dimension



# FUNCTIONAL BLOCK DIAGRAM



\* Samsung Electronics reserves the right to change products or specification without notice.



54Pin TSOP (II) (400mil x 875mil) (0.8 mm Pin pitch)

### **PIN CONFIGURATION** (Top view)

	P 11011	/				
x16	x8			x8	x16	
VDD DQ0 VDDq DQ1 DQ2 VSSQ DQ3 DQ4 VDDQ DQ5 DQ6 VSSQ DQ7 VDD LDQM WE CAS RAS CS BA0 BA1 A10/AP A0 A1 A2 A3 VDD	VDD DQ0 VDDQ N.C DQ1 VSSQ N.C DQ2 VDDQ N.C DQ3 VSSQ N.C VDD N.C VDD N.C CAS BA0 BA1 A10/AP A0 A1 A2 A3 VDD	O         1         2         3         4         5         6         7         8         9         10         11         12         13         14         15         16         17         18         19         20         21         22         23         24         25         26         27	54 0 53 0 52 0 51 0 49 4 48 4 47 0 46 0 44 4 41 0 44 43 42 41 40 39 38 37 36 0 35 34 0 33 0 31 0 30 0 29 0 28 0	Vss DQ7 Vssq N.C DQ6 VDDq N.C DQ5 Vssq N.C DQ4 VDDq N.C Vss N.C/RFU DQM CLK CKE N.C A11 A9 A8 A7 A6 A5 A4 Vss	Vss DQ15 Vssq DQ14 DQ13 VDDq DQ12 DQ11 Vssq DQ10 DQ9 VDDq DQ8 Vss N.C/RFU UDQM CLK CKE N.C A11 A9 A8 A7 A6 A5 A4 Vss	
		B				

# **PIN FUNCTION DESCRIPTION**

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
CS	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A11	Address	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA11, Column address : (x8 : CA0 ~ CA8 , x16 : CA0 ~ CA7)
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQM	Data input/output mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~ N	Data input/output	Data inputs/outputs are multiplexed on the same pins. (x8 : DQ0 ~ 7), (x16 : DQ0 ~ 15)
VDD/Vss	Power supply/ground	Power and ground for the input buffers and the core logic.
Vddq/Vssq	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.



# **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-1.0 ~ 4.6	V
Voltage on VDD supply relative to VSS	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Tstg	-55 ~ +150	٥C
Power dissipation	PD	1	W
Short circuit current	los	50	mA

**Note :** Permanent device damage may occur if "ASOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

# **DC OPERATING CONDITIONS**

Recommended operating conditions (Voltage referenced to Vss = 0V,  $T_A = 0$  to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd, Vddq	3.0	3.3	3.6	V	
Input logic high voltage	Vін	2.0	3.0	VDD+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Vон	2.4	-	-	V	Іон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IOL = 2mA
Input leakage current	ILI	-10	-	10	uA	3

**Notes :** 1. VIH (max) = 5.6V AC. The overshoot voltage duration is  $\leq$  3ns.

2. VIL (min) = -2.0V AC. The undershoot voltage duration is  $\leq$  3ns.

3. Any input  $0V \le VIN \le VDDQ$ .

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

# $\label{eq:capacity} \textbf{CAPACITANCE} \quad (V\text{DD} = 3.3\text{V}, \, \text{Ta} = 23^{\circ}\text{C}, \, f = 1\text{MHz}, \, \text{VREF} = 1.4\text{V} \pm 200 \, \text{mV})$

Pin	Symbol	Min	Max	Unit	Note
Clock	CCLK	2.5	4.0	pF	
RAS, CAS, WE, CS, CKE, DQM	CIN	2.5	5.0	pF	
Address	CADD	2.5	5.0	pF	
(x8 : DQ0 ~ DQ7), (x16 : DQ0 ~DQ15)	Соит	4.0	6.5	pF	



# DC CHARACTERISTICS (x8)

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C for x8)

Parameter	Symbol	Test Condition		Version 75	Unit	Note
Operating current (One bank active)	ICC1	Burst length = 1 tRc ≥ tRc(min) Io = 0 mA	55	mA	1	
Precharge standby current in	ICC2P	CKE ≤ VIL(max), tcc = 10ns		1	mA	
power-down mode	ICC2PS	CKE & CLK $\leq$ VIL(max), tcc = $\infty$		1		
Precharge standby current in	ICC2N	$CKE \ge VH(min), \overline{CS} \ge VH(min), tcc = Input signals are changed one time of the signal of the time of time of time of the time of time of the time of time of the time of the time of ti$		15	~^^	
non power-down mode	Icc2NS	$CKE \ge VH(min), CLK \le VL(max), tcc$ Input signals are stable	6	mA		
Active standby current in	ІссзР	CKE ≤ VIL(max), tcc = 10ns	3	mA		
power-down mode	Icc3PS	CKE & CLK $\leq$ VIL(max), tcc = $\infty$	3	IIIA		
Active standby current in non power-down mode	ІссзN	$CKE \ge VIH(min), \overline{CS} \ge VIH(min), tcc = Input signals are changed one time of the signal si$	30	mA		
(One bank active)	ICC3NS	$CKE \ge VH(min), CLK \le VL(max), tcc$ Input signals are stable	25	mA		
Operating current (Burst mode)	ICC4	Io = 0 mA Page burst 4Banks Activated tccD = 2CLKs		80	mA	1
Refresh current	ICC5	tRC ≥ tRC(min)		85	mA	2
Self refresh current	loce		С	1	mA	3
	1006	ICC6 $CKE \leq 0.2V$		400	uA	4

#### Notes: 1. Measured with outputs open.

2. Refresh period is 64ms.

- 3. K4S640832K-T(U)C
- 4. K4S640832K-T(U)L

5. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ)



# **DC CHARACTERISTICS (x16)**

(Recommended operating condition unless otherwise noted,  $T_A = 0$  to 70°C for x16 only)

Parameter	Symbol	Test Condition			Version			Note
Falameter	Symbol Test Condition			50	60	75	Unit	Note
Operating current (One bank active)	ICC1	Burst length = 1 trc ≥ trc(min) lo = 0 mA		80	70	55	mA	1
Precharge standby current in	Icc2P	$CKE \le VIL(max), tcc = 10ns$			1		mA	
power-down mode	Icc2PS	CKE & CLK $\leq$ VIL(max), tcc = $\infty$			1			
Precharge standby current in	ICC2N	$CKE \ge VIH(min), \overline{CS} \ge VIH(min), tcc = 10$ Input signals are changed one time durin		15			m (	
non power-down mode	ICC2NS	$CKE \ge VIH(min), \ CLK \le VIL(max), \ tcc = \propto Input \ signals \ are \ stable$	6			mA		
Active standby current in	Icc3P	CKE ≤ VI∟(max), tcc = 10ns			3			
power-down mode	Icc3PS	CKE & CLK $\leq$ VIL(max), tcc = $\infty$			3			
Active standby current in	ІссзN	$CKE \ge VIH(min), \ \overline{CS} \ge VIH(min), \ tcc = 10ns$ Input signals are changed one time during 20ns			30			
non power-down mode (One bank active)	ICC3NS	$CKE \geq V \bowtie(min), \ CLK \leq V \bowtie(max), \ tcc = \infty$ Input signals are stable			25			
Operating current (Burst mode)	ICC4	Io = 0 mA Page burst 4Banks Activated tccd = 2CLKs		110	100	85	mA	1
Refresh current	ICC5	tRC ≥ tRC(min)			100	85	mA	2
Self refresh current			С		1		mA	3
	ICC6	$C6 \qquad CKE \le 0.2V \qquad -$		400		uA	4	

#### **Notes :** 1. Measured with outputs open.

2. Refresh period is 64ms.

- 3. K4S641632K-T(U)C
- 4. K4S641632K-T(U)L
- 5. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ)




Vtt = 1.4V

50Ω

30pF

### AC OPERATING TEST CONDITIONS (VDD = $3.3V \pm 0.3V$ , TA = 0 to $70^{\circ}C$ )

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

1111

 $Z0 = 50\Omega$ 

1111

# **OPERATING AC PARAMETER**

(AC operating conditions unless otherwise noted)

Parameter		Symbol	Version			Unit	Note
		Symbol	50	60	75		Note
Row active to row active dela	ıy	trrd(min)	10	12	15	ns	1
RAS to CAS delay		tRCD(min)	15	18	20	ns	1
Row precharge time		tRP(min)	15	18	20	ns	1
Row active time		tRAS(min)	40	42	45	ns	1
Row active time		tRAS(max)	100			US	
Row cycle time		tRC(min)	55	60	65	ns	1, 6
Last data in to row precharge	;	tRDL(min)	2			CLK	2,5,6
Last data in to Active delay		tDAL(min)	2 CLK + tRP			-	5
Last data in to new col. addre	ess delay	tcdl(min)	1			CLK	2
Last data in to burst stop		tBDL(min)	1			CLK	2
Col. address to col. address delay		tccd(min)	1			CLK	3
Number of valid output date	CAS late	ency = 3	2 1			4	
Number of valid output data	CAS late	ency = 2			ea	4	

**Notes :** 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.
- 5. In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported. SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.

6. trc =trfc, trdL = twr.



#### **AC CHARACTERISTICS** (AC operating conditions unless otherwise noted)

Parameter		Symbol	50		60		75		Unit	Note
		Symbol	Min	Max	Min	Max	Min	Мах	Unit	Note
	CAS latency=3	tcc	5	1000	6	- 1000	7.5	- 1000	ns	1
CLK cycle time	CAS latency=2	icc	- 100	1000	10	1000	10		115	
CLK to valid output delay	CAS latency=3	tsac	-	4.5	-	5	-	5.4	20	1,2
	CAS latency=2	ISAC	-	-	-	6	-	6	ns	
Output data hold time	CAS latency=3	toн	2	-	2.5	-	3	-	ns	2
	CAS latency=2		-	-	3	-	3	-		
CLK high pulse widt	CLK high pulse width		2	-	2.5	-	2.5	-	ns	3
CLK low pulse width	ו	tcL	2	-	2.5	-	2.5	-	ns	3
Input setup time		tss	1.5	-	1.5	-	1.5	-	ns	3, 4
Input hold time		tsн	1	-	1	-	0.8	-	ns	3, 4
CLK to output in Low-Z		ts∟z	1	-	1	-	1	-	ns	2
CLK to output in Hi-Z	CAS latency=3	teuz	-	4.5	-	5	-	5.4	ns	
	CAS latency=2	tsHz -	-	-	-	6	-	6	115	

**Notes :** 1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.

3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

4. tss applies for address setup time, clock enable setup time, commend setup time and data setup time tsH applies for address holde time, clock enable hold time, commend hold time and data hold time

# DQ BUFFER OUTPUT DRIVE CHARACTERISTICS

Parameter	Symbol	Condition	Min	Тур	Мах	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	1.37		4.37	Volts/ns	3
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	1.30		3.8	Volts/ns	3
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	2.8	3.9	5.6	Volts/ns	1,2
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	2.0	2.9	5.0	Volts/ns	1,2

Notes : 1. Rise time specification based on 0pF + 50  $\Omega$  to Vss, use these values to design to.

2. Fall time specification based on 0pF + 50  $\Omega$  to VDD, use these values to design to.

3. Measured into 50pF only, use these values to characterize to.

4. All measurements done with respect to Vss.



# **IBIS SPECIFICATION**

#### Іон Characteristics (Pull-up)

Voltage	200MHz/133MHz	200MHz/133MHz			
voliage	Min	Max			
(V)	I (mA)	I (mA)			
3.45	-	-1.68			
3.30	-	-19.11			
3.00	-0.35	-51.87			
2.70	-3.75	-90.44			
2.50	-6.65	-107.31			
1.95	-13.75	-137.9			
1.80	-17.75	-158.34			
1.65	-20.55	-173.6			
1.50	-23.55	-188.79			
1.40	-26.2	-199.01			
1.00	-36.25	-241.15			
0.20	-46.5	-351.68			

0.5 0 1 1.5 2 2.5 3 3.5 0 Ø /  $\geq$ -100 P ø Ø -200 **▲** -300 / -400 -500 -600 Voltage Іон Min (200MHz / 133MHz) Іон Max (200MHz / 133MHz)

#### IoL Characteristics (Pull-down)

Voltage	200MHz/133MHz	200MHz/133MHz			
vollage	Min	Max			
(V)	I (mA)	I (mA)			
3.45	43.92	155.82			
3.30	-	-			
3.00	43.36	153.72			
1.95	41.20	148.40			
1.80	40.56	146.02			
1.65	39.60	141.75			
1.50	38.40	136.08			
1.40	37.28	131.39			
1.00	30.08	105.84			
0.85	26.64	93.66			
0.65	21.52	75.25			
0.40	14.16	49.14			

#### 200 150 2 Л MA / 100 50 0 0 0.5 1 1.5 2 2.5 3 3.5 Voltage IOL Min (200MHz / 133MHz)

IoL Max (200MHz / 133MHz)

200MHz/133MHz Pull-down




250

200MHz/133MHz Pull-up


<b>VDD Clamp</b>	@ CLK.	CKE.	CS.	DQM	&	DQ
			00,	Dain	u.	DQ

Vdd (V)	I (mA)
0.0	0.0
0.2	0.0
0.4	0.0
0.6	0.0
0.7	0.0
0.8	0.0
0.9	0.0
1.0	0.23
1.2	1.34
1.4	3.02
1.6	5.06
1.8	7.35
2.0	9.83
2.2	12.48
2.4	15.30
2.6	18.31



Vss Clamp @	CLK, CKE, CS, DQM &	k DQ
Vss (V)	I (mA)	
-2.6	-57.23	
-2.4	-45.77	
-2.2	-38.26	
-2.0	-31.22	
-1.8	-24.58	
-1.6	-18.37	
-1.4	-12.56	
-1.2	-7.57	
-1.0	-3.37	
-0.9	-1.75	
-0.8	-0.58	
-0.7	-0.05	
-0.6	0.0	
-0.4	0.0	
-0.2	0.0	
0.0	0.0	

Minimum Vss clamp current



Voltage

— I (mA)



# K4S640832K K4S641632K

# Synchronous DRAM

## SIMPLIFIED TRUTH TABLE

#### (V=Valid, X=Don't care, H=Logic high, L=Logic low)

Command		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	<b>BA</b> 0,1	A10/AP	A11, A9 ~ A0	Note	
Register Mode register set		н	Х	L	L	L	L	Х	OP code			1,2	
	Auto refresh	ı	Н	Н			-	Н	х		v		3
Refresh	Entry			L	L	L	L	п	^	Х			3
Reliesh	Self refresh	Exit	L	Н	L	Н	Н	Н	х		Х		3
			L	п	Н	Х	Х	Х	^		~		3
Bank active & row	addr.		Н	Х	L	L	Н	Н	Х	V	Row a	address	
Read &	Auto precha	arge disable	Н	х	L	н	L	н	х	V	L	Column	4
column address	Auto precha	arge enable	п	^	L	п	L	п	X	V	Н	address	4,5
Write &	Auto precha	arge disable	н	х	L	Н	L	LL	x	V	L	Column	4
column address Auto precha		arge enable		^	L	11	L	L	~	v	Н	address	4,5
Burst stop			Н	Х	L	Н	Н	L	Х		Х		6
Precharge	Bank select	ion	н	х	L	L	н	L	х	V	L X		
Flecharge	All banks	All banks		^	L	L	11	L	^	Х	н		
		Entry	Н	L	Н	Х	Х	Х	х				
Clock suspend or active power down	n	Linuy		L	L	V	V	V	^		Х		
	•	Exit	L	Н	Х	Х	Х	Х	Х				
		Entry	Н	L	Н	Х	Х	Х	х				
Brochargo powor (	down modo	Linuy		L	L	Н	Н	Н	^				
Precharge power down mode Exit		Evit	L	Н	Н	Х	Х	Х	х	X			
		L	н	L	V	V	V	^					
DQM		Н			Х			V		Х		7	
No operation command			н	х	Н	Х	Х	Х	х		Х		
			н		L	Н	Н	Н	^	×			

Notes: 1. OP Code : Operand code

A0 ~ A11 & BA0 ~ BA1 : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state. A new command can be issued after 2 CLK cycles of MRS.

- Auto refresh functions are as same as CBR refresh of DRAM. The automatical precharge without row precharge command is meant by "Auto". Auto/self refresh can be issued only at all banks precharge state.
- 4. BA0 ~ BA1 : Bank select addresses.
  If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
  If both BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.
  If both BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.
  If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.
  If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.
  If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.
- 5. During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst. New row active of the associated bank can be issued at tRP after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

