#### 2M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA

#### **FEATURES**

- 1.8V power supply.
- · LVCMOS compatible with multiplexed address.
- · Four banks operation.
- · MRS cycle with address key programs.
  - -. CAS latency (1, 2 & 3).
  - -. Burst length (1, 2, 4, 8 & Full page).
- -. Burst type (Sequential & Interleave).
- EMRS cycle with address key programs.
- All inputs are sampled at the positive going edge of the system clock.
- · Burst read single-bit write operation.
- Special Function Support.
  - -. PASR (Partial Array Self Refresh).
  - -. Internal TCSR (Temperature Compensated Self Refresh)
  - -. DS (Driver Strength)
  - -. DPD (Deep Power Down)
- · DQM for masking.
- · Auto refresh.
- 64ms refresh period (4K cycle).
- Commercial Temperature Operation (-25°C ~ 70°C).
- Extended Temperature Operation (-25°C ~ 85°C).
- 54Balls FBGA (-RXXX -Pb, -BXXX -Pb Free).

#### **GENERAL DESCRIPTION**

The K4M28163PH is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,098,152 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth and high performance memory system applications.

#### ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
K4M28163PH-R(B)E/G/C/F75	133MHz(CL3), 83MHz(CL2)		
K4M28163PH-R(B)E/G/C/F90	111MHz(CL3), 83MHz(CL2)	LVCMOS	54 FBGA Pb (Pb Free)
K4M28163PH-R(B)E/G/C/F1L	111MHz(CL3)*1, 66MHz(CL2)		

- R(B)E/G: Normal/Low Power, Extended Temperature(-25°C ~ 85°C)
- R(B)C/F: Normal/Low Power, Commercial Temperature(-25°C ~ 70°C)

#### Notes :

1. In case of 40MHz Frequency, CL1 can be supported.

## Address configuration

Organization	Bank	Row	Column Address	
8M x 16	BA0, BA1	A0 - A11	A0 - A8	


INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.

2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.




## **FUNCTIONAL BLOCK DIAGRAM**





# Package Dimension and Pin Configuration


< Bottom View\*1 >



< Top View $^{*2}$  >


		54B	all(6x9) l	FBGA		54Ball(6x9) FBGA										
	1	2	3	7	8	9										
Α	VSS	DQ15	VSSQ	VDDQ	DQ0	VDD										
В	DQ14	DQ13	VDDQ	VSSQ	DQ2	DQ1										
С	DQ12	DQ11	VSSQ	VDDQ	DQ4	DQ3										
D	DQ10	DQ9	VDDQ	VSSQ	DQ6	DQ5										
Е	DQ8	NC	VSS	VDD	LDQM	DQ7										
F	UDQM	CLK	CKE	CAS	RAS	WE										
G	NC	A11	A9	BA0	BA1	CS										
Н	A8	A7	A6	A0	A1	A10										
J	VSS	A5	A4	A3	A2	VDD										

\*2: Top View



Pin Name **Pin Function** CLK System Clock CS Chip Select CKE Clock Enable A0 ~ A11 Address BA0 ~ BA1 Bank Select Address RAS Row Address Strobe CAS Column Address Strobe WE Write Enable L(U)DQM Data Input/Output Mask DQ0 ~ 15 Data Input/Output VDD/Vss Power Supply/Ground VDDQ/Vssq Data Output Power/Ground

#A1 Ball Origin Indicator



[Unit:mm]

Symbol	Min	Тур	Max
Α	-	-	1.00
A <sub>1</sub>	0.25	-	-
Е	7.90	8.00	8.10
E <sub>1</sub>	-	6.40	-
D	7.90	8.00	8.10
D <sub>1</sub>	-	6.40	-
е	-	0.80	-
b	0.45	0.50	0.55
Z	-	-	0.10



#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-1.0 ~ 2.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-1.0 ~ 2.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	PD	1.0	W
Short circuit current	los	50	mA

#### NOTES:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

#### DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, Ta = -25°C ~ 85°C for Extended, -25°C ~ 70°C for Commercial)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Cupply voltage	VDD	1.7	1.8	1.95	V	1
Supply voltage	VDDQ	1.7	1.8	1.95	V	1
Input logic high voltage	ViH	0.8 x VDDQ	1.8	VDDQ + 0.3	V	2
Input logic low voltage	VIL	-0.3	0	0.3	V	3
Output logic high voltage	Voн	VDDQ -0.2	-	-	V	Iон = -0.1mA
Output logic low voltage	VoL	-	-	0.2	V	IOL = 0.1mA
Input leakage current	lu	-2	=	2	uA	4

Under all conditions, VDDQ must be less than or equal to VDD.
 VIH (max) = 2.2V AC. The overshoot voltage duration is ≤ 3ns.
 VIL (min) = -1.0V AC. The undershoot voltage duration is ≤ 3ns.
 Any input 0V ≤ VIN ≤ VDDQ.
 Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.

 Dout is disabled, 0V ≤ VOUT ≤ VDDQ.

#### **CAPACITANCE** (VDD = 1.8V, TA = $23^{\circ}$ C, f = 1MHz, VREF = $0.9V \pm 50$ mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	Сськ	1.5	3.5	pF	
RAS, CAS, WE, CS, CKE, DQM	CIN	1.5	3.0	pF	
Address	CADD	1.5	3.0	pF	
DQ0 ~ DQ15	Соит	2.0	4.5	pF	



#### **DC CHARACTERISTICS**

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = -25°C ~ 85°C for Extended, -25°C ~ 70°C for Commercial)

Danamatan	Comple ed	T-		Versio	l lm!t	Mata			
Parameter	Symbol	16	est Condition		-75	-90	-1L	Unit	Note
Operating Current (One Bank Active)	Icc1	Burst length = 1 tRC ≥ tRC(min) lo = 0 mA	trc(min) 40					mA	1
Precharge Standby Current in	Icc2P	CKE ≤ VIL(max), to	cc = 10ns			0.3	0		
power-down mode	Icc2PS	CKE & CLK \le VIL(	max), tcc = ∞			0.3	mA		
Precharge Standby Current	Icc2N	CKE ≥ VIH(min), C Input signals are c				10			
in non power-down mode	ICC2NS	CKE ≥ VIH(min), C Input signals are s		), tcc = ∞		1		→ mA	
Active Standby Current	ІссзР	CKE ≤ VIL(max), to	cc = 10ns			5	0		
in power-down mode	Icc3PS	CKE & CLK ≤ VIL(	max), tcc = ∞			1	mA mA		
Active Standby Current	ІссзN	CKE ≥ VIH(min), C Input signals are o			20		mA		
in non power-down mode (One Bank Active)	Icc3NS	CKE ≥ VIH(min), C Input signals are s		10			mA		
Operating Current (Burst Mode)	Icc4	Io = 0 mA Page burst 4Banks Activated tccp = 2CLKs				45	45	mA	1
Refresh Current	Icc5	tarfc ≥ tarfc(min)			90	85	85	mA	2
			Interr	nal TCSR	45 * <sup>4</sup>	1	85/70	°C	3
				Full Array	150		250		
			-E/C	1/2 of Full	140		210		5
Self Refresh Current	Icc6	CKE ≤ 0.2V		1/4 of Full	135		190		
				Full Array	100		200	uA -	
			-G/F 1/2 of Full		90		160	1	6
				1/4 of Full		85 140			
Deep Power Down Current	Icc8	CKE ≤ 0.2V				10		uA	7

## NOTES:

- 1. Measured with outputs open.
- 2. Refresh period is 64ms.
- 3. Internal TCSR can be supported.
  - In comercial Temp: 45°C/Max 70°C. In extended Temp: 45°C/Max 85°C.
- 4. It has +/-5 °C tolerance.
- 5. K4M28163PH-S(D)E/C\*\*
- 6. K4M28163PH-S(D)G/F\*\*
- 7. DPD(Deep Power Down) function is an optional feature and it will be enabled upon request. Please contact Samsung for more information.
- 8. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ).



# $\textbf{AC OPERATING TEST CONDITIONS} (VDD = 1.7 V \sim 1.95 V, \ TA = -25 \sim 85 ^{\circ} C \ \text{for Extended}, \ -25 \sim 70 ^{\circ} C \ \text{for Commercial})$

Parameter	Value	Unit
AC input levels (Vih/Vil)	0.9 x VDDQ / 0.2	V
Input timing measurement reference level	0.5 x VDDQ	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	0.5 x Vddq	V
Output load condition	See Figure 2	




Figure 2. AC Output Load Circuit



## **OPERATING AC PARAMETER**

(AC operating conditions unless otherwise noted)

Danamatan		Compleal		Version		Unit	Note
Parameter		Symbol	-75	-75 -90		Unit	Note
Row active to row active delay		trrd(min)	15	18	18	ns	1
RAS to CAS delay		trcd(min)	22.5	24	27	ns	1
Row precharge time		trp(min)	22.5	24	27	ns	1
Row active time		tras(min)	50	50	50	ns	1
		tras(max)	100			us	
Row cycle time		trc(min)	72.5	74	77	ns	1
Last data in to row precharge		trdl(min)		15		ns	2
Last data in to Active delay		tdal(min)		tRDL + tRP	-		
Last data in to new col. address delay		tcdl(min)		1	CLK	2	
Last data in to burst stop		tBDL(min)		1	CLK	2	
Auto refresh cycle time		tarfc(min)	80			ns	3
Exit self refresh to active command		tsrfx(min)	120			ns	
Col. address to col. address delay		tccd(min)	1			CLK	4
Number of valid output data	CAS	S latency=3		2			
Number of valid output data	CAS	S latency=2	1			ea	5
Number of valid output data	CAS	S latency=1	- 0				

#### NOTES

- 2. Minimum delay is required to complete write.
- 3. Maximum burst refresh cycle: 8
- 4. All parts allow every cycle column address change.
- 5. In case of row precharge interrupt, auto precharge and read burst stop.



<sup>1.</sup> The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

## AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Paramete	_	Symbol	-	75	-9	90	-1	1L	Unit	Note
Paramete	r	Symbol	Min	Max	Min	Max	Min	Max		
	CAS latency=3	tcc	7.5		9		9		ns	1
CLK cycle time	CAS latency=2	tcc	12	1000	12	1000	15	1000		
	CAS latency=1	tcc	-		-		25			
CLK to valid output delay	CAS latency=3	tsac		6		7		7		
	CAS latency=2	tsac		9		9		10	ns	1,2
	CAS latency=1	tsac		-		-		20		
Output data hold time	CAS latency=3	tон	2.5		2.5		2.5		ns	2
	CAS latency=2	tон	2.5		2.5		2.5			
	CAS latency=1	tон	-		-		2.5			
CLK high pulse width		tсн	2.5		3.0		3.0		ns	3
CLK low pulse width		tcL	2.5		3.0		3.0		ns	3
Input setup time		tss	2.0		2.0		2.0		ns	3
Input hold time		tsн	1		1		1		ns	3
CLK to output in Low-Z		tslz	1		1		1		ns	2
	CAS latency=3			6		7		7		
CLK to output in Hi-Z	CAS latency=2	tsHZ		9		9		10	ns	
	CAS latency=1			-		-		20		

## NOTES:

- Parameters depend on programmed CAS latency.
- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.



#### **SIMPLIFIED TRUTH TABLE**

С	OMMAND		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	<b>BA</b> 0,1	A10/AP	A11, A9 ~ A0	Note	
Register	Mode Regis	ster Set	Н	Х	L	L	L	L	Х		OP COI	DE	1, 2	
	Auto Refres	sh	Н	Н	L	L	L	Н	Х		X		3	
Refresh	0 - 10	Entry	11	L	_	L	J	11	^		^		3	
T.Circoii	Self Refresh	Exit	L	Н	┙	Н	Ι	Н	Х		Χ		3	
		LAIT	_		Ι	X	Χ	Х	^				3	
Bank Active & Ro	ow Addr.		Н	X	L	L	Н	Н	Χ	V	Row /	Address		
Read &	Auto Precha	arge Disable		V					V	.,,	L	Column	4	
Column Address	Auto Precha	arge Enable	Н	X	L	Н	L	Н	Х	V	H Address (A0~A8)		4, 5	
Write &	Auto Precha	arge Disable		V					Х	V	L	Column	4	
Column Address Auto Precha	arge Enable	Н	X	L	Н	L	L	^	V	Н	Address (A0~A8)	4, 5		
Deep Power Dov	Entry		Н	L	L	Н	Н	L	Х	Х				
Deep Fower Dov	VII	Exit	L	Н	Н	Х	Х	Х	Х	٨				
Burst Stop		11	Н	Χ	L	Н	Н	L	Х		Х		6	
Due als auge	Bank Select	tion		Х		L	Н	L		>	V	L	Х	
Precharge	All Banks		Н		L	L	н		X	Х	Н			
	1	Coto.	Н		Н	Х	Х	Х	Х					
Clock Suspend of Active Power Do		Entry	П	L	L	V	V	V	^		Х			
		Exit	L	Н	Χ	Х	Х	Х	Х					
		Entry	Н	L	Η	Х	Х	Х	Х					
Precharge Powe	r Down	Entry	П	_	L	Н	Н	Н	^		Х			
Mode		Exit			Н	Х	Х	Х	Х		^			
		EXIT	L	Н	L	V	V	V	Χ					
DQM		1	Н			Х		1	V		Х		7	
No Operation Co	mmand				Н	Х	Х	Х	V		~			
No Operation Co	mmand		Н	Х	L	Н	Н	Н	Х		X			

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

### NOTES:

1. OP Code : Operand Code

A0 ~ A11 & BA0 ~ BA1 : Program keys. (@MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS. 3. Auto refresh functions are the same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

Partial self refresh can be issued only after setting partial self refresh mode of EMRS.

- 4. BA0 ~ BA1 : Bank select addresses.
- During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst.
  - New row active of the associated bank can be issued at tRP after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation, it makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).



9

#### A. MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with Normal MRS

Address	BA0 ~ BA1 A11 ~ A10/AP		<b>A9</b> *2	A8	A7	A6	A5	A4	А3	A2	<b>A</b> 1	Α0
Function	"0" Setting for Normal MRS	RFU	W.B.L	Test	Mode	CA	\S Later	псу	вт	Ви	ırst Lenç	gth

#### **Normal MRS Mode**

	-	Test Mode	CAS Latency					Burst	Туре	Burst Length						
A8	Α7	Туре	A6	A5	A4	Latency	А3	Туре		A2	<b>A</b> 1	A0	BT=0	BT=1		
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential		0	0	0	1	1		
0	1	Reserved	0	0	1	1	1	1 Interleave		0	0	1	2	2		
1	0	Reserved	0	1	0	2		Mode Select			1	0	4	4		
1	1	Reserved	0	1	1	3	BA1	BA0	Mode	0	1	1	8	8		
	Write	ite Burst Length		0	0	Reserved				1	0	0	Reserved	Reserved		
А9		Length	1 0		1	Reserved	0	0	Setting for Nor-	1	0	1	Reserved	Reserved		
0		Burst	1	1	0	Reserved	0	U	mal MRS	1	1	0	Reserved	Reserved		
1		Single Bit	1	1	1	Reserved				1	1	1	Full Page	Reserved		

#### Register Programmed with Extended MRS

Address	BA1	BA0	A11 ~ A10/AP	A9	A8	A7	A6	A5	A4	А3	A2	<b>A</b> 1	Α0
Function	Mode	Select		RFU <sup>*1</sup>			D	S	RF	U*1		PASR	

## EMRS for PASR(Partial Array Self Ref.) & DS(Driver Strength)

		Mode Selec	et			Driv	er Stre	ength	PASR						
BA1	BA0		Mode		A6	A5	Driv	Driver Strength		A1	A0	Size of Refreshed Array			
0	0	No	rmal MRS		0	0		Full	0	0	0	Full Array			
0	1	F	Reserved		0	1		1/2	0	0	1	1/2 of Full Array			
1	0	EMRS fo	r Mobile SDR	obile SDRAM		0		1/4	0	1	0	1/4 of Full Array			
1	1	F	Reserved		1	1		1/8	0	1	1	Reserved			
			Reserved A	Addres	ss	,		1	0	0	Reserved				
A11~	A10/AP	A9	A8	Α	7	Α	4	А3	1	0	1	Reserved			
	0 0 0 0 0		0	0	1	1	0	Reserved							
	-				-		-		1	1	1	Reserved			

<sup>1.</sup>RFU(Reserved for future use) should stay "0" during MRS cycle.
2.If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.



#### Partial Array Self Refresh

- 1. In order to save power consumption, Mobile SDRAM has PASR option.
- 2. Mobile SDRAM supports 3 kinds of PASR in self refresh mode : full array, 1/2 of full array, 1/4 of full array.

BA1=0	BA1=0
BA0=0	BA0=1
BA1=1	BA1=1
BA0=0	BA0=1

BA1=0	BA1=0
BA0=0	BA0=1
BA1=1	BA1=1
BA0=0	BA0=1

BA1=0 BA0=0 BA0=1 BA1=1 BA0=0 BA1=1 BA0=1

- Full Array

- 1/2 Array

- 1/4 Array



Partial Self Refresh Area

# Internal Temperature Compensated Self Refresh (TCSR)

Note:

- 1. In order to save power consumption, Mobile-SDRAM includes the internal temperature sensor and control units to control the self refresh cycle automatically according to the two temperature range; 45 °C and 85 °C (for Extended) / 70 °C (for Commercial).
- 2. If the EMRS for external TCSR is issued by the controller, this EMRS code for TCSR is ignored.
- 3. It has +/- 5 °C tolerance.

Temperature Range		Self Refresh Current (IDD6)											
		- E / C			Unit								
	Full Array	1/2 Array	1/4 Array	Full Array	1/2 Array	1/4 Array							
45 °C*3	150	140	135	100	90	85							
85/70 °C	250	210	190	200	160	140	uA						

#### **B. POWER UP SEQUENCE**

- 1. Apply power and attempt to maintain CKE at a high state and all other inputs may be undefined.
- Apply VDD before or at the same time as VDDQ.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3. Issue precharge commands for all banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- 5. Issue a mode register set command to initialize the mode register.
- 6. Issue a extended mode register set command to define DS or PASR operating type of the device after normal MRS.

For operating with DS or PASR , set DS or PASR mode in EMRS setting stage.

In order to adjust another mode in the state of DS or PASR mode, additional EMRS set is required but power up sequence is not needed again at this time. In that case, all banks have to be in idle state prior to adjusting EMRS set.



11

## **C. BURST SEQUENCE**

## 1. BURST LENGTH = 4

Initial Address			Segu	ential		Interleave						
A1	A0		Ocqu	Cittai		s.iouvo						
0	0	0	1	2	3	0	1	2	3			
0	1	1	2	3	0	1	0	3	2			
1	0	2	3	0	1	2	3	0	1			
1	1	3	0	1	2	3	2	1	0			

## 2. BURST LENGTH = 8

Init	ial Addr	ess				Sean	ential				Interleave							
A2	A1	A0				Ocqu	Cittai			moneave								
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0

