# 288pin Load Reduced DIMM based on 8Gb B-die

78FBGA with Lead-Free & Halogen-Free (RoHS compliant)

# datasheet

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.

All brand names, trademarks and registered trademarks belong to their respective owners.

© 2017 Samsung Electronics Co., Ltd. All rights reserved.



# **Revision History**

Revision No.	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>	<u>Editor</u>
1.0	- First SPEC release	25th Jan. 2016	-	J.Y.Lee
1.1	- Change of Electrical Characterisitics and AC timing page 28~32	7th Mar. 2016	-	J.Y.Lee
1.2	- Deletion of DDR4-2400(19-17-17)	5th Jul. 2016	-	J.Y.Lee
	- Correction of typo			
1.3	- Addition of DDR4-2666	5th Sep. 2016	-	J.Y.Lee
1.4	- Addition of IDD value (DDR4-2666)	21th Oct. 2016	-	J.Y.Lee
1.5	<ul> <li>Addition of Electrical Characteristics &amp; AC Timings for DDR4- 1600-3DS to DDR4-2666-3DS on page 29~30</li> </ul>	18th Jan. 2017	-	J.Y.Lee
	- Update referring to JEDEC DDR4 datasheet rev.79-4B			
1.6	- Update Physical Dimension.	9th Jun, 2017	Final	J.Y.Bae
	1. Add PCB hole.			
	2. Change Heat spread shape.			
	3. Change Module height information.			
	4. Change module edge shape to curved line.			

### **Table Of Contents**

# 288pin Load Reduced DIMM based on 8Gb B-die

1. DDR4 Load Reduced Dimini Ordering Information	4
2. Key Features	4
3. Address Configuration	4
4. Load Reduced DIMM Pin Configurations (Front side/Back side)	5
5. Pin Description	6
6. ON DIMM Thermal Sensor	6
7. Input/Output Functional Description	
8. Registering Clock Driver Specification	
8.1 Timing & Capacitance Values.	
8.2 Clock Driver Characteristics	9
9. Function Block Diagram:	10
9.1 128GB, 16Gx72 Module	10
10. Absolute Maximum Ratings	
10.1 Absolute Maximum DC Ratings	
11. AC & DC Operating Conditions	
11.1 Recommended DC Operating Conditions	
12. AC & DC Input Measurement Levels	
12.1 AC & DC Logic input levels for single-ended signals	
12.3 AC and DC Logic Input Levels for Differential Signals	
12.3.1. Differential Signals Definition	15
12.3.2. Differential swing requirements for clock (CK_t - CK_c)	15
12.3.3. Single-ended Requirements for Differential Signals	
12.4 Slew Rate Definitions	
12.4.1. Slew Rate Definitions for Differential Input Signals ( CK )	
12.6 Single-ended AC & DC Output Levels	
12.7 Differential AC & DC Output Levels	
12.8 Single-ended Output Slew Rate	
12.9 Differential Output Slew Rate	21
12.10 Single-ended AC & DC Output Levels of Connectivity Test Mode	
12.11 Test Load for Connectivity Test Mode Timing	
13. DIMM IDD specification definition	
14. IDD SPEC Table	26
15. Input/Output Capacitance	28
16. Electrical Characteristics & AC Timings for DDR4-1600-3DS to DDR4-2666-3DS	29
16.1 Refresh parameters	29
16.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for corresponding bin	
16.3 Speed Bin Table Note	
17. Timing Parameters by Speed Grade	
18. Physical Dimensions	
18.1 8Gbx4(4H TSV) based 16Gx72 Module (2 physical ranks / 4 logical ranks)	
18.1.1. x72 DIMM, populated as 2 physical ranks / 4 logical ranks of x4 DDR4 SDRAMs	42



# 1. DDR4 Load Reduced DIMM Ordering Information

Part Number <sup>2</sup>	Density	Organization	Component Composition <sup>1</sup>	Number of Rank	Height
M386AAK40B40-CRB/UC/WD	128GB	16Gx72	4H TSV 8Gx4(K4ABG045WB-4C##)*36	8 (2 physical ranks / 4 logical ranks)	31.25mm

#### NOTE -

- 1. "##" RB(2133Mbps 17-15-15)/UC(2400Mbps 20-18-18)/WD(2666Mbps 22-19-19)
- 2. RB(2133Mbps 17-15-15)/UC(2400Mbps 20-18-18)/WD(2666Mbps 22-19-19)
  - DDR4-2666(22-19-19) are backward compatible to DDR4-2400(20-18-18), DDR4-2133(17-15-15)

### 2. Key Features

Speed	DDR4-1600	DDR4-1866	DDR4-2133	DDR4-2400	DDR4-2666	Unit	
Speed	13-12-11	15-14-13	17-15-15	20-18-18	22-19-19	Oilit	
tCK(min)	1.25	1.071	0.937	0.833	0.750	ns	
CAS Latency	13	15	17	20	22	nCK	
tRCD(min)	15	15	14.06	15	14.25	ns	
tRP(min)	13.75	13.92	14.06	15	14.25	ns	
tRAS(min)	35	34	33	32	32	ns	
tRC(min)	48.75	47.92	47.06	47	46.25	ns	

- JEDEC standard 1.2V ± 0.06V Power Supply
- $V_{DDQ} = 1.2V \pm 0.06V$
- 800 MHz  $f_{CK}$  for 1600Mb/sec/pin,933 MHz  $f_{CK}$  for 1866Mb/sec/pin, 1067MHz  $f_{CK}$  for 2133Mb/sec/pin,1200MHz  $f_{CK}$  for 2400Mb/sec/pin, 1333MHz $f_{CK}$  for 2666Mb/sec/pin
- 16 Banks (4 Bank Groups)
- Programmable CAS Latency: 10,11,12,13,14,15,16,17,18,19,20,21,22
- Programmable Additive Latency (Posted CAS): 0, CL 2, or CL 1 clock
- Programmable CAS Write Latency (CWL) = 9,11 (DDR4-1600), 10,12 (DDR4-1866), 11,14 (DDR4-2133), 12,16 (DDR4-2400) and 14,18 (DDR4-2666)
- Burst Length: 8, 4 with tCCD = 4 which does not allow seamless read or write [either On the fly using A12 or MRS]
- · Bi-directional Differential Data Strobe
- · On Die Termination using ODT pin
- Average Refresh Period 7.8us at lower then  $T_{CASE}$  85°C, 3.9us at 85°C <  $T_{CASE} \le 95$ °C
- · Asynchronous Reset

### 3. Address Configuration

Organization	Row Address	Column Address	Bank Group Address	Bank Address	Auto Precharge
8Gx4(32Gb 4H TSV) based Module	A0-A16	A0-A9	BG0-BG1	BA0-BA1	A10/AP



# 4. Load Reduced DIMM Pin Configurations (Front side/Back side)

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	NC	145	NC	40	DQS12_t	184	VSS	78	EVENT_n	222	PARITY	117	DQ52	261	VSS
2	VSS	146	VREFCA	41	DQS12_c	185	DQS3_c	79	A0	223	VDD	118	VSS	262	DQ53
3	DQ4	147	VSS	42	VSS	186	DQS3_t	80	VDD	224	BA1	119	DQ48	263	VSS
4	VSS	148	DQ5	43	DQ30	187	VSS	81	BA0	225	A10/AP	120	VSS	264	DQ49
5	DQ0	149	VSS	44	VSS	188	DQ31	82	RAS_n/A16	226	VDD	121	DQS15_t	265	VSS
6	VSS	150	DQ1	45	DQ26	189	VSS	83	VDD	227	RFU	122	DQS15_c	266	DQS6_c
7	DQS9_t	151	VSS	46	VSS	190	DQ27	84	CS0_n	228	WE_n/A14	123	VSS	267	DQS6_t
8	DQS9_c	152	DQS0_c	47	CB4	191	VSS	85	VDD	229	VDD	124	DQ54	268	VSS
9	VSS	153	DQS0_t	48	VSS	192	CB5	86	CAS_n/A15	230	NC	125	VSS	269	DQ55
10	DQ6	154	VSS	49	CB0	193	VSS	87	ODT0	231	VDD	126	DQ50	270	VSS
11	VSS	155	DQ7	50	VSS	194	CB1	88	VDD	232	A13	127	VSS	271	DQ51
12	DQ2	156	VSS	51	DQS17_t	195	VSS	89	CS1_n	233	VDD	128	DQ60	272	VSS
13	VSS	157	DQ3	52	DQS17_c	196	DQS8_c	90	VDD	234	A17	129	VSS	273	DQ61
14	DQ12	158	VSS	53	VSS	197	DQS8_t	91	ODT1	235	C2	130	DQ56	274	VSS
15	VSS	159	DQ13	54	CB6	198	VSS	92	VDD	236	VDD	131	VSS	275	DQ57
16	DQ8	160	VSS	55	VSS	199	CB7	93	C0,CS2_n	237	CS3_n,C1	132	DQS16_t	276	VSS
17	VSS	161	DQ9	56	CB2	200	VSS	94	VSS	238	SA2	133	DQS16_c	277	DQS7_c
18	DQS10_t	162	VSS	57	VSS	201	CB3	95	DQ36	239	VSS	134	VSS	278	DQS7_t
19	DQS10_c	163	DQS1_c	58	RESET_n	202	VSS	96	VSS	240	DQ37	135	DQ62	279	VSS
20	VSS	164	DQS1_t	59	VDD	203	CKE1	97	DQ32	241	VSS	136	VSS	280	DQ63
21	DQ14	165	VSS	60	CKE0	204	VDD	98	VSS	242	DQ33	137	DQ58	281	VSS
22	VSS	166	DQ15	61	VDD	205	RFU	99	DQS13_t	243	VSS	138	VSS	282	DQ59
23	DQ10	167	VSS	62	ACT_n	206	VDD	100	DQS13_c	244	DQS4_c	139	SA0	283	VSS
24	VSS	168	DQ11	63	BG0	207	BG1	101	VSS	245	DQS4_t	140	SA1	284	VDDSPD
25	DQ20	169	VSS	64	VDD	208	ALERT_n	102	DQ38	246	VSS	141	SCL	285	SDA
26	VSS	170	DQ21	65	A12/BC_n	209	VDD	103	VSS	247	DQ39	142	VPP	286	VPP
27	DQ16	171	VSS	66	A9	210	A11	104	DQ34	248	VSS	143	VPP	287	VPP
28	VSS	172	DQ17	67	VDD	211	A7	105	VSS	249	DQ35	144	RFU	288	VPP <sup>4</sup>
29	DQS11_t	173	VSS	68	A8	212	VDD	106	DQ44	250	VSS				
30	DQS11_c	174	DQS2_c	69	A6	213	A5	107	VSS	251	DQ45				
31	VSS	175	DQS2_t	70	VDD	214	A4	108	DQ40	252	VSS				
32	DQ22	176	VSS	71	A3	215	VDD	109	VSS	253	DQ41				
33	VSS	177	DQ23	72	A1	216	A2	110	DQS14_t	254	VSS				
34	DQ18	178	VSS	73	VDD	217	VDD	111	DQS14_c	255	DQS5_c				
35	VSS	179	DQ19	74	CK0_t	218	CK1_t	112	VSS	256	DQS5_t				
36	DQ28	180	VSS	75	CK0_c	219	CK1_c	113	DQ46	257	VSS				
37	VSS	181	DQ29	76	VDD	220	VDD	114	VSS	258	DQ47				
38	DQ24	182	VSS	77	VTT	221	VTT	115	DQ42	259	VSS				
39	VSS	183	DQ25		KE	Y		116	VSS	260	DQ43				
		•		•				•							

- 1. VPP is 2.5V DC
- 2. Pin 230 is defined as NC for UDIMMs, RDIMMs and LRDIMMs. Pin 230 is defined as SAVE\_n for NVDIMMs.
- 3. Pins 1 and 145 are defined as NC for UDIMMs, RDIMMs and LRDIMMs. Pins 1 and 145 are defined as 12V for Hybrid /NVDIMM
- 4. The 5th VPP is required on all modules. DIMMs.




# 5. Pin Description

Pin Name	Description	Pin Name	Description
A0-A17 <sup>1</sup>	SDRAM address input	SCL	I2C serial bus clock for SPD-TSE
BA0, BA1	SDRAM bank select	SDA	I2C serial bus data line for SPD-TSE
BG0, BG1	SDRAM bank group select	SA0-SA2	I2C slave address select for SPD-TSE
RAS_n <sup>2</sup>	SDRAM row address strobe	PAR	SDRAM parity input
CAS_n <sup>3</sup>	SDRAM column address strobe	VDD	SDRAM core power supply
WE_n <sup>4</sup>	SDRAM write enable	C0, C1, C2	Chip ID lines for 3DS SDRAMs
CS0_n, CS1_n, CS2_n, CS3_n			SDRAM command/address reference supply
CKE0, CKE1	SDRAM clock enable lines	VSS	Power supply return (ground)
ODT0, ODT1	Register on-die termination control lines	VDDSPD	Serial SPD-TSE positive power supply
ACT_n	Register input for activate	ALERT_n	SDRAM ALERT_n
DQ0-DQ63	DIMM memory data bus	VPP	SDRAM Supply
CB0-CB7	DIMM ECC check bits	RESET_n	Set DRAMs to a Known State
DQS0_t- DQS17_t	SDRAM data strobes (positive line of differential pair)	EVENT_n	SPD-TSE signals a thermal event has occurred.
DQS0_c- DQS17_c	SDRAM data strobes (negative line of differential pair)	VTT	SDRAM I/O termination supply
CK0_t, CK1_t	SDRAM clocks (positive line of differential pair)	RFU	Reserved for future use
CK0_c, CK1_c	SDRAM clocks (negative line of differential pair)		

#### NOTE:

- 1. Address A17 is only valid for 16 Gb x4 based SDRAMs.
- 2. RAS\_n is a multiplexed function with A16.
- 3. CAS\_n is a multiplexed function with A15.
- 4. WE\_n is a multiplexed function with A14.

### 6. ON DIMM Thermal Sensor



NOTE: 1. All Samsung RDIMM support Thermal sensor on DIMM

#### [ Table 1 ] Temperature Sensor Characteristics

Grade	Range	Tempe	Units	NOTE		
Grade	Kange	Min.	Тур.	Max.	Uiills	NOTE
	75 < Ta < 95	-	+/- 0.5	+/- 1.0		-
В	40 < Ta < 125	-	+/- 1.0	+/- 2.0	°C	-
	-20 < Ta < 125	-	+/- 2.0	+/- 3.0		-
Resolution			0.25		°C /LSB	-

# 7. Input/Output Functional Description

Symbol	Туре	Function
CK0_t, CK0_c CK1_t, CK1_c	Input	Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.
CKE0, CKE1	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and device input buffers and output drivers. Taking CKE LOW provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for Self-Refresh exit. After VREFCA and Internal DQ Vref have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK_t,CK_c, ODT and CKE, are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh.
CS0_n, CS1_n CS2_n, CS3_n	Input	Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external Rank selection. CS_n is considered part of the command code.
C0, C1, C2	Input	Chip ID: Chip ID is only used for 3DS for 2, 4, 8 high stack via TSV to select each slice of stacked component. Chip ID is considered part of the command code.
ODT0, ODT1	Input	On Die Termination: ODT (registered HIGH) enables RTT_NOM termination resistance internal to the DDR4 SDRAM. When enabled, ODT is only applied to each DQ, DQS_t, DQS_c and DM_n/DBI_n/, signal. The ODT pin will be ignored if MR1 is programmed to disable RTT_NOM.
ACT_n	Input	Activation Command Input: ACT_n defines the Activation command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15 and WE_n/A14 will be considered as Row Address A16, A15 and A14
RAS_n/A16. CAS_n/A15. WE_n/A14	Input	Command Inputs: RAS_n/A16, CAS_n/A15 and WE_n/A14 (along with CS_n) define the command being entered. Those pins have multi function. For example, for activation with ACT_n Low, these are Addresses like A16, A15 and A14 but for non-activation command with ACT_n High, these are Command pins for Read, Write and other command defined in command truth table
BG0 - BG1	Input	Bank Group Inputs: BG0 - BG1 define which bank group an Active, Read, Write or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle.
BA0 - BA1	Input	Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.
A0 - A17	Input	Address Inputs: Provide the row address for ACTIVATE Commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. A10/AP, A12/BC_n, RAS_n/A16, CAS_n/A15 and WE_n/A14 have additional functions. See other rows. The address inputs also provide the op-code during Mode Register Set commands.  A17 is only defined for 16Gb x4 SDRAM configurations.
A10 / AP	Input	Auto-precharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. (HIGH: Autoprecharge; LOW: no Autoprecharge). A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.
A12 / BC_n	Input	Burst Chop: A12/BC_n is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. (HIGH, no burst chop; LOW: burst chopped). See command truth table for details.
RESET_n	CMOS Input	Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation.
DQ	Input/ Output	Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst. Any DQ from DQ0-DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4 A4=High. Refer to vendor specific datasheets to determine which DQ is used.
DQS0_t-DQS17_t DQS0_c- DQS17_c	Input/ Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. The data strobe DQS_t is paired with differential signals DQS_c, respectively, to provide differential pair signling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.
PARITY	Input	Command and Address Parity Input: DDR4 Supports Even Parity check in DRAMs with MR setting. Once it's enabled via Register in MR5, then DRAM calculates Parity with ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, BG0-BG1, BA0-BA1, A17-A0. Input parity should be maintained at the rising edge of the clock and at the same time with command & address with CS_n LOW



Symbol	Туре	Function
ALERT_n	Output	ALERT: It has multi functions such as CRC error flag, Command and Address Parity error flag as Output signal. If there is error in CRC, then ALERT_n goes LOW for the period time interval and goes back HIGH. If there is error in Command Address Parity Check, then ALERT_n goes LOW for relatively long period until on going DRAM internal recovery transaction is complete. During Connectivity Test mode this pin functions as an input. Whether ALERT_n is used or not is system dependent.
RFU		Reserved for Future Use. No on DIMM electrical connection is present.
NC		No Connect: No on DIMM electrical connection is present.
VDD	Supply	Power Supply: 1.2 V +/- 0.06 V
VSS	Supply	Ground
VTT	Supply	Power Supply for termination of Address, Command and Control, VDD/2
VPP	Supply	DRAM Activating Power Supply: 2.5V ( 2.375V min , 2.75V max)
VDDSPD	Supply	Power supply used to power the I2C bus on the SPE-TSE and register.
VREFCA	Supply	Reference voltage for CA

# 8. Registering Clock Driver Specification

# 8.1 Timing & Capacitance Values

Symbol	Parameter	Conditions	DDR4-1600/	1866/2133	DDR4-240	00/2666	Units	Notes
Syllibol	Farameter	Conditions	Min	Max	Min	Max	UIIIIS	Notes
fclock	Input Clock Frequency	application frequency	625	1080	625	1350	MHz	
t <sub>CH</sub> /t <sub>CL</sub>	Pulse duration, CK_t, CK_c HIGH or LOW		0.4	-	0.4	-	t <sub>CK</sub>	
t <sub>ACT</sub>	Inputs active time4 before DRST_n is taken HIGH	DCKE0/1 = LOW and DCS0/ 1_n = HIGH	16	-	16	-	t <sub>CK</sub>	
t <sub>PDM</sub>	Propagation delay, single-bit switching, CK_t/ CK_c to output	1.2V Operation	1	1.3	1	1.3	ns	
t <sub>DIS</sub>	output disable time	Rising edge of Yn_t to output float	0.5*tCK + tQSK1(min)	-	0.5*tCK + tQSK1(min)	-	ps	
t <sub>EN</sub>	output enable time	Output valid to rising edge of Yn_t	0.5*tCK - tQSK1(max)	-	0.5*tCK - tQSK1(max)	-	ps	
C <sub>I</sub>	Input capacitance, Data inputs	NOTE <sup>1,2</sup>	0.8	1.1	0.8	1.0		
C <sub>CK</sub>	Input capacitance, CK_t, CK_c	NOTE <sup>1,2</sup>	0.8	1.1	0.8	1.0	pF	
C <sub>IR</sub>	Input capacitance, DRST_n	$V_I = V_{DD}$ or $V_{SS}$ ; $V_{DD} = 1.2V$	0.5	2.0	0.5	2.0	Ι.	

#### Note:

### 8.2 Clock Driver Characteristics

Symbol	Parameter	Conditions	DDR4-1600	DDR4-1600/1866/2133		4-2400	DDR4	-2666	Units	Notes
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Units	Notes
t <sub>jit</sub> (cc)	Cycle-to-cycle period jitter	CK_t/CK_c stable	0	0.025 x tCK	0	0.025 x tCK	0	0.025 x tCK	ps	
t <sub>STAB</sub>	Stabilization time		-	5	-	5	-	5	us	
t <sub>CKsk</sub>	Clock Output skew		-	10	-	10	-	10	ps	
t <sub>jit</sub> (per)	Yn Clock Period jitter		-0.025 * tCK	0.025 * tCK	-0.025 * tCK	0.025 * tCK	-0.025 * tCK	0.025 * tCK	ps	
t <sub>jit</sub> (hper)	Half period jitter		-0.032 * tCK	0.032 * tCK	-0.032 * tCK	0.032 * tCK	-0.032 * tCK	0.032 * tCK	ps	
t <sub>Qsk1</sub>	Qn Output to clock tolerance		-0.125 * tCK	0.125 * tCK	-0.125 * tCK	0.125 * tCK	-0.1 * tCK	0.1 * tCK	ps	
t <sub>dynoff</sub>	Maximum re-driven dynamic clock off-set		-	50	-	45	-	45	ps	


<sup>1.</sup> This parameter does not include package capacitance


<sup>2.</sup> Data inputs are DCKE0/1, DODT0/1, DA0..DA17, DBA0..DBA1, DBG0..DBG1, DACT\_n, DC0..DC2, DPAR, DCS0/1\_n

### 9. Function Block Diagram:

#### 9.1 128GB, 16Gx72 Module


### (Populated as 2 physical ranks / 4 logical ranks of x4 DDR4 SDRAMs)






- 1. CK0\_t, CK0\_c terminated with  $120\Omega \pm 5\%$  resistor.
- 2. CK1\_t, CK1\_c terminated with 120  $\!\Omega$  ± 5% resistor but not used.
- 3. Unless otherwise noted resistors are  $22\Omega \pm 5\%$ .





- 1. ZQ resistors are 240 $\Omega$  ±1%. For all other resistor values refer to the appropriate wiring diagram.
- 2. See the Net Structure diagrams for all resistors associated with the command, address and control bus.
- 3. TEN pin of SDRAMs is tied to VSS.





- 1. ZQ resistors are 240 $\Omega$  ±1%. For all other resistor values refer to the appropriate wiring diagram.
- See the Net Structure diagrams for all resistors associated with the command, address and control bus.TEN pin of SDRAMs is tied to VSS.
- 4. VDDSPD is also applied to the register. VDD is also applied to the register and the data buffers.



# 10. Absolute Maximum Ratings

### 10.1 Absolute Maximum DC Ratings

[ Table 2 ] Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	NOTE
VDD	Voltage on VDD pin relative to Vss	-0.3 ~ 1.5	V	1,3
VDDQ	Voltage on VDDQ pin relative to Vss	-0.3 ~ 1.5	V	1,3
VPP	Voltage on VPP pin relative to Vss	-0.3 ~ 3.0	V	4
V <sub>IN,</sub> V <sub>OUT</sub>	Voltage on any pin except VREFCA to Vss	-0.3 ~ 1.5	V	1
T <sub>STG</sub>	Storage Temperature	-55 to +100	°C	1,2

#### NOTE:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability
- 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 3. VDD and VDDQ must be within 300mV of each other at all times; and VREFCA must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREFCA may be equal to or less than 300mV
- 4. VPP must be equal or greater than VDD/VDDQ at all times.

# 11. AC & DC Operating Conditions

### 11.1 Recommended DC Operating Conditions

[ Table 3 ] Recommended DC Operating Conditions

Symbol	Parameter	Rating			Unit	NOTE
Cymbol	i didilictei	Min.	Тур. Мах.		Oilit	NOTE
VDD	Supply Voltage	1.14	1.2	1.26	V	1,2,3
VDDQ	Supply Voltage for Output	1.14	1.2	1.26	V	1,2,3
VPP		2.375	2.5	2.75	V	3

#### NOTE

- 1. Under all conditions  $V_{\mbox{\scriptsize DDQ}}$  must be less than or equal to  $V_{\mbox{\scriptsize DD}}.$
- 2.  $V_{DDQ}$  tracks with  $V_{DD}$ . AC parameters are measured with  $V_{DD}$  and  $V_{DDQ}$  tied together.
- 3. DC bandwidth is limited to 20MHz.



# 12. AC & DC Input Measurement Levels

### 12.1 AC & DC Logic input levels for single-ended signals

[ Table 4 ] Single-ended AC & DC input levels for Command and Address

Symbol	Parameter	DDR4-1600/18	DDR4-1600/1866/2133/2400		DDR4-2666		NOTE
Cymbol	i didilictor	Min.	Max.	Min.	Max.	Unit	NOIL
VIH.CA(DC75)	DC input logic high	VREFCA+ 0.075	Vdd	TBD	TBD	V	
VIL.CA(DC75)	DC input logic low	Vss	VREFCA-0.075	TBD	TBD	V	
VIH.CA(AC100)	AC input logic high	VREF + 0.1	Note 2	TBD	TBD	V	1
VIL.CA(AC100)	AC input logic low	Note 2	VREF - 0.1	TBD	TBD	V	1
VREFCA(DC)	Reference Voltage for ADD, CMD inputs	0.49*VDD	0.51*VDD	TBD	TBD	V	2,3

#### NOTE :

- 1. See "Overshoot and Undershoot Specifications" on section.
- 2. The AC peak noise on VREFCA may not allow VREFCA to deviate from VREFCA(DC) by more than ± 1% VDD (for reference : approx. ± 12mV) 3. For reference : approx. VDD/2 ± 12mV

### 12.2 AC and DC Input Measurement Levels: V<sub>RFF</sub> Tolerances.

The DC-tolerance limits and ac-noise limits for the reference voltages  $V_{\mathsf{REFCA}}$  is illustrated in Figure 1. It shows a valid reference voltage  $V_{\mathsf{REF}}(t)$  as a function of time. ( $V_{REF}$  stands for  $V_{REFCA}$ ).

V<sub>REF</sub>(DC) is the linear average of V<sub>REF</sub>(t) over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirement in Table X. Furthermore  $V_{REF}(t)$  may temporarily deviate from  $V_{REF}(DC)$  by no more than  $\pm 1\% V_{DD}$ .




Figure 1. Illustration of V<sub>REF</sub>(DC) tolerance and V<sub>REF</sub> AC-noise limits

The voltage levels for setup and hold time measurements V<sub>IH</sub>(AC), V<sub>IH</sub>(DC), V<sub>IL</sub>(AC) and V<sub>IL</sub>(DC) are dependent on V<sub>REF</sub>.

" $V_{REF}$ " shall be understood as  $V_{REF}(DC)$ , as defined in Figure 1.

This clarifies, that DC-variations of V<sub>REF</sub> affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for V<sub>REF</sub>(DC) deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with  $V_{\mathsf{REF}}$  AC-noise. Timing and voltage effects due to AC-noise on V<sub>REF</sub> up to the specified limit (+/-1% of V<sub>DD</sub>) are included in DRAM timings and their associated deratings.



### 12.3 AC and DC Logic Input Levels for Differential Signals

### 12.3.1 Differential Signals Definition




Figure 2. Definition of differential ac-swing and "time above ac-level"  $t_{\mbox{\scriptsize DVAC}}$ 

#### NOTE:

- 1. Differential signal rising edge from VIL.DIFF.MAX to VIH.DIFF.MIN must be monotonic slope.
- 2. Differential signal falling edge from VIH.DIFF.MIN to VIL.DIFF.MAX must be monotonic slope.

#### 12.3.2 Differential swing requirements for clock (CK\_t - CK\_c)

#### [ Table 5 ] Differential AC and DC Input Levels

Symbol	Symbol   Parameter     DDR4 -1600/1866/2133   min   max		DDR4 -1600/1866/2133		DDR4 -2400/2666		
Symbol			max	min max		unit	NOTE
$V_{IHdiff}$	differential input high	+0.150	NOTE 3	TBD	NOTE 3	V	1
$V_{ILdiff}$	differential input low	NOTE 3	-0.150	NOTE 3	TBD	V	1
V <sub>IHdiff</sub> (AC)	differential input high ac	2 x (V <sub>IH</sub> (AC) - V <sub>REF</sub> )	NOTE 3	2 x (V <sub>IH</sub> (AC) - V <sub>REF</sub> )	NOTE 3	V	2
V <sub>ILdiff</sub> (AC)	differential input low ac	NOTE 3	2 x (V <sub>IL</sub> (AC) - V <sub>REF</sub> )	NOTE 3	2 x (V <sub>IL</sub> (AC) - V <sub>REF</sub> )	٧	2

#### NOTE:

- 1. Used to define a differential signal slew-rate.
- 2. for CK\_t CK\_c use  $V_{IH.CA}/V_{IL.CA}(AC)$  of ADD/CMD and  $V_{REFCA}$ ;
- 3. These values are not defined; however, the differential signals CK\_t CK\_c, need to be within the respective limits (V<sub>IH.CA</sub>(DC) max, V<sub>IL.CA</sub>(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot.

[ Table 6 ] Allowed time before ringback (tDVAC) for CK t - CK c

Slew Rate [V/ns]	tDVAC [ps] @  V <sub>IH</sub>	<sub>/Ldiff</sub> (AC)  = 200mV	tDVAC [ps] @  V <sub>IH/Ldiff</sub> (AC)  = TBDmV		
Olew Rate [V/IIS]	min	max	min	max	
> 4.0	120	-	TBD	-	
4.0	115	-	TBD	-	
3.0	110	-	TBD	-	
2.0	105	-	TBD	-	
1.8	100	-	TBD	-	
1.6	95	-	TBD	-	
1.4	90	-	TBD	-	
1.2	85	-	TBD	-	
1.0	80	-	TBD	-	
< 1.0	80	-	TBD	-	

#### 12.3.3 Single-ended Requirements for Differential Signals

Each individual component of a differential signal (CK\_t, CK\_c) has also to comply with certain requirements for single-ended signals.

CK\_t and CK\_c have to approximately reach VSEHmin / VSELmax (approximately equal to the ac-levels (VIH.CA(AC) / VIL.CA(AC) ) for ADD/CMD signals) in every half-cycle.

Note that the applicable ac-levels for ADD/CMD might be different per speed-bin etc. E.g., if Different value than VIH.CA(AC100)/VIL.CA(AC100) is used for ADD/CMD signals, then these ac-levels apply also for the single-ended signals CK\_t and CK\_c




Figure 3. Single-ended requirement for differential signals.

Note that, while ADD/CMD signal requirements are with respect to VrefCA, the single-ended components of differential signals have a requirement with respect to VDD / 2; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach VSELmax, VSEHmin has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

#### [ Table 7 ] Single-ended levels for CK\_t, CK\_c

Symbol	Symbol Parameter -		DDR4-1600/1866/2133		DDR4-2400/2666		
Syllibol			Max	Min	Max	Unit	NOTE
V <sub>SEH</sub>	Single-ended high-level for CK_t , CK_c	(VDD/2)+0.100	NOTE3	TBD	NOTE3	V	1, 2
V <sub>SEL</sub>	Single-ended low-level for CK_t , CK_c	NOTE3	(VDD/2)-0.100	NOTE3	TBD	V	1, 2

- 1. For  $CK_t CK_c$  use  $V_{IH,CA}/V_{IL,CA}(AC)$  of ADD/CMD;
- 2.  $V_{IH}(AC)/V_{IL}(AC)$  for ADD/CMD is based on  $V_{REFCA}$ ;
- 3. These values are not defined, however the single-ended signals CK\_t CK\_c need to be within the respective limits (V<sub>IH.CA</sub>(DC) max, V<sub>IL.CA</sub>(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot.



#### 12.4 Slew Rate Definitions

### 12.4.1 Slew Rate Definitions for Differential Input Signals (CK)

#### [ Table 8 ] Differential Input Slew Rate Definition

Description			Defined by			
Description	from	to	Definied by			
Differential input slew rate for rising edge(CK_t - CK_c)	V ILdiffmax	V IHdiffmin	[ V   IHdiffmin - V   ILdiffmax ] / DeltaTRdiff			
Differential input slew rate for falling edge(CK_t - CK_c)	V IHdiffmin	V ILdiffmax	[ V V ILdiffmax ] / DeltaTFdiff			
NOTE: The differential signal (i,e.,CK_t - CK_c) must be linear between these thresholds.						




Figure 4. Differential Input Slew Rate Definition for CK\_t, CK\_c

### 12.5 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock, each cross point voltage of differential input signals (CK\_t, CK\_c) must meet the requirements in Table 9. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the midlevel between of VDD and VSS.




Figure 5. Vix Definition (CK)

#### [ Table 9 ] Cross point voltage for differential input signals (CK)

Symbol	Parameter	DDR4-1600/1866/2133					
Symbol	Faiailietei	m	in	ma	ax		
-	Area of VSEH, VSEL	VSEL =< VDD/2 - 145mV	VDD/2 - 145mV =< VSEL =< VDD/2 - 100mV	VDD/2 + 100mV =< VSEH =< VDD/ 2 + 145mV	VDD/2 + 145mV =< VSEH		
VIX(CK)	Differential Input Cross Point Voltage relative to VDD/2 for CK_t, CK_c	-120mV	-(VDD/2 - VSEL) + 25mV	(VSEH - VDD/2) - 25mV	120mV		

Symbol	Symbol Parameter -		DDR4-2400/2666				
Symbol	Parameter	m	in	m	ax		
-	Area of VSEH, VSEL	TBD	TBD	TBD	TBD		
VIX(CK)	Differential Input Cross Point Voltage relative to VDD/2 for CK_t, CK_c	TBD	TBD	TBD	TBD		

### 12.6 Single-ended AC & DC Output Levels

#### [ Table 10 ] Single-ended AC & DC output levels

Symbol	Parameter	DDR4-1600/1866/2133/2400/2666	Units	NOTE
V <sub>OH</sub> (DC)	DC output high measurement level (for IV curve linearity)	1.1 x V <sub>DDQ</sub>	V	
V <sub>OM</sub> (DC)	DC output mid measurement level (for IV curve linearity)	0.8 x V <sub>DDQ</sub>	V	
V <sub>OL</sub> (DC)	DC output low measurement level (for IV curve linearity)	0.5 x V <sub>DDQ</sub>	V	
V <sub>OH</sub> (AC)	AC output high measurement level (for output SR)	(0.7 + 0.15) x V <sub>DDQ</sub>	V	1
V <sub>OL</sub> (AC)	AC output low measurement level (for output SR)	(0.7 - 0.15) x V <sub>DDQ</sub>	V	1

#### NOTE

### 12.7 Differential AC & DC Output Levels

#### [ Table 11 ] Differential AC & DC output levels

Symbol	Parameter	DDR4-1600/1866/2133/2400/2666	Units	NOTE
V <sub>OHdiff</sub> (AC)	AC differential output high measurement level (for output SR)	+0.3 x V <sub>DDQ</sub>	V	1
V <sub>OLdiff</sub> (AC)	AC differential output low measurement level (for output SR)	-0.3 x V <sub>DDQ</sub>	V	1

#### NOTE

<sup>1.</sup> The swing of  $\pm$  0.15 ×  $V_{DDQ}$  is based on approximately 50% of the static single-ended output peak-to-peak swing with a driver impedance of RZQ/ $7\Omega$  and an effective test load of  $50\Omega$  to  $V_{TT}$  =  $V_{DDQ}$ .

The swing of ± 0.3 × V<sub>DDQ</sub> is based on approximately 50% of the static differential output peak-to-peak swing with a driver impedance of RZQ/7Ω and an effective test load of 50Ω to V<sub>TT</sub> = V<sub>DDQ</sub> at each of the differential outputs.

### 12.8 Single-ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$  for single ended signals as shown in Table 12 and Figure 6.

#### [ Table 12 ] Single-ended output slew rate definition

Description	Measi	ıred	Defined by
Description	From	То	Defined by
Single ended output slew rate for rising edge	V <sub>OL</sub> (AC)	V <sub>OH</sub> (AC)	[V <sub>OH</sub> (AC)-V <sub>OL</sub> (AC)] / Delta TRse
Single ended output slew rate for falling edge	V <sub>OH</sub> (AC)	V <sub>OL</sub> (AC)	[V <sub>OH</sub> (AC)-V <sub>OL</sub> (AC)] / Delta TFse

#### NOTE

<sup>1.</sup> Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure 6. Single-ended Output Slew Rate Definition

#### [ Table 13 ] Single-ended output slew rate

Parameter	Symbol	DDR4	-1600	DDR4	-1866	DDR4	-2133	DDR4	-2400	DDR4	-2666	Units
Farameter	Symbol	Min	Max	Ullits								
Single ended output slew rate	SRQse	4	9	4	9	4	9	4	9	4	9	V/ns

Description: SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals For Ron = RZQ/7 setting

- 1. In two cases, a maximum slew rate of 12 V/ns applies for a single DQ signal within a byte lane.
- -Case 1 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high) while all remaining DQ signals in the same byte lane are static (i.e. they stay at either high or low).
- -Case 2 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high) while all remaining DQ signals in the same byte lane are switching into the opposite direction (i.e. from low to high or high to low respectively). For the remaining DQ signal switching into the opposite direction, the regular maximum limit of 9 V/ns applies

### 12.9 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC) for differential signals as shown in Table 14 and Figure 7.

#### [ Table 14 ] Differential output slew rate definition

Description	Meas	ured	Defined by
Description	From	То	Defined by
Differential output slew rate for rising edge	V <sub>OLdiff</sub> (AC)	V <sub>OHdiff</sub> (AC)	[V <sub>OHdiff</sub> (AC)-V <sub>OLdiff</sub> (AC)] / Delta TRdiff
Differential output slew rate for falling edge	V <sub>OHdiff</sub> (AC)	V <sub>OLdiff</sub> (AC)	[V <sub>OHdiff</sub> (AC)-V <sub>OLdiff</sub> (AC)] / Delta TFdiff

#### NOTE:

1. Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure 7. Differential Output Slew Rate Definition

#### [ Table 15 ] Differential output slew rate

Parameter	Symbol	DDR4	l-1600	DDR4	-1866	DDR4	-2133	DDR4	-2400	DDR4	-2666	Units
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
Differential output slew rate	SRQdiff	8	18	8	18	8	18	8	18	8	18	V/ns

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: Differential Signals

For Ron = RZQ/7 setting

### 12.10 Single-ended AC & DC Output Levels of Connectivity Test Mode

Following output parameters will be applied for DDR4 SDRAM Output Signal during Connectivity Test Mode.

[ Table 16 ] Single-ended AC & DC output levels of Connectivity Test Mode

Symbol	Parameter	DDR4-1600/1866/2133/2400/2666	Unit	Notes
V <sub>OH(DC)</sub>	DC output high measurement level (for IV curve linearity)	1.1 x VDDQ	٧	
V <sub>OM(DC)</sub>	DC output mid measurement level (for IV curve linearity)	0.8 x VDDQ	V	
V <sub>OL(DC)</sub>	DC output low measurement level (for IV curve linearity)	0.5 x VDDQ	V	
V <sub>OB(DC)</sub>	DC output below measurement level (for IV curve linearity)	0.2 x VDDQ	V	
V <sub>OH(AC)</sub>	AC output high measurement level (for output SR)	VTT + (0.1 x VDDQ)	V	1
V <sub>OL(AC)</sub>	AC output below measurement level (for output SR)	VTT - (0.1 x VDDQ)	V	1

#### NOTE:

<sup>1.</sup> The effective test load is  $50\Omega$  terminated by VTT = 0.5 \* VDDQ.




Figure 8. Output Slew Rate Definition of Connectivity Test Mode

[ Table 17 ] Single-ended output slew rate of Connectivity Test Mode

Parameter	Symbol	DDR4-1600/1866	6/2133/2400/2666	Unit	Notes
	Symbol	Min	Max	Ullit	Notes
Output signal Falling time	TF_output_CT	-	10	ns/V	
Output signal Rising time	TR_output_CT	-	10	ns/V	

### 12.11 Test Load for Connectivity Test Mode Timing

The reference load for ODT timings is defined in Figure 9.




Figure 9. Connectivity Test Mode Timing Reference Load

# 13. DIMM IDD specification definition

[ Table 18 ] Basic IDD, IPP and IDDQ Measurement Conditions

Symbol	Description
	Operating One Bank Active-Precharge Current (AL=0)
IDD0	CKE: High; External clock: On; tCK, nRC, nRAS, CL: Refer to Component Datasheet for detail pattern; BL: 8 <sup>1</sup> ; AL: 0; CS_n: High between ACT and PRE; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n:
	stable at 1; <b>Bank Activity:</b> Cycling with one bank active at a time: 0,0,1,1,2,2,; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> Refer to Component Datasheet for detail pattern
IDD0A	Operating One Bank Active-Precharge Current (AL=CL-1) AL = CL-1, Other conditions: see IDD0
IPP0	Operating One Bank Active-Precharge IPP Current Same condition with IDD0
	Operating One Bank Active-Read-Precharge Current (AL=0)
IDD1	CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: Refer to Component Datasheet for detail pattern; BL: 8 <sup>1</sup> ; AL: 0; CS_n: High between ACT, RD and PRE; Command, Address, Bank Group Address, Bank Address Inputs, Data IO: partially toggling; DM_n: sta-
	ble at 1; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern
IDD1A	Operating One Bank Active-Read-Precharge Current (AL=CL-1) AL = CL-1, Other conditions: see IDD1
IPP1	Operating One Bank Active-Read-Precharge IPP Current Same condition with IDD1
	Precharge Standby Current (AL=0)
IDD2N	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 8 <sup>1</sup> ; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks
	closed; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> Refer to Component Datasheet for detail pattern
IDD2NA	Precharge Standby Current (AL=CL-1) AL = CL-1, Other conditions: see IDD2N
IPP2N	Precharge Standby IPP Current Same condition with IDD2N
	Precharge Standby ODT Current
IDD2NT	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 8 <sup>1</sup> ; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VSSQ; DM_n: stable at 1; Bank Activity: all banks
	closed; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> toggling according; <b>Pattern Details:</b> Refer to Component Datasheet for detail pattern
DDQ2NT (Optional)	Precharge Standby ODT IDDQ Current Same definition like for IDD2NT, however measuring IDDQ current instead of IDD current
IDD2NL	Precharge Standby Current with CAL enabled Same definition like for IDD2N, CAL enabled <sup>3</sup>
IDD2NG	Precharge Standby Current with Gear Down mode enabled Same definition like for IDD2N, Gear Down mode enabled <sup>3</sup>
IDD2ND	Precharge Standby Current with DLL disabled Same definition like for IDD2N, DLL disabled <sup>3</sup>
	Precharge Standby Current with CA parity enabled
DD2N_par	Same definition like for IDD2N, CA parity enabled <sup>3</sup>
IDD2P	Precharge Power-Down Current CKE: Low; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 8 <sup>1</sup> ; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: stable at 0
IPP2P	Precharge Power-Down IPP Current Same condition with IDD2P
IDD2Q	Precharge Quiet Standby Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 8 <sup>1</sup> ; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1;Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: stable at 0



Symbol	Description
IDD3N	Active Standby Current  CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 8 <sup>1</sup> ; AL: 0; CS_n: stable at 1; Command,  Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 1;Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern
IDD3NA	Active Standby Current (AL=CL-1) AL = CL-1, Other conditions: see IDD3N
IPP3N	Active Standby IPP Current Same condition with IDD3N
IDD3P	Active Power-Down Current CKE: Low; External clock: On; tCK, CL: sRefer to Component Datasheet for detail pattern; BL: 8 <sup>1</sup> ; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: stable at 0
IPP3P	Active Power-Down IPP Current Same condition with IDD3P
IDD4R	Operating Burst Read Current  CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 8 <sup>2</sup> ; AL: 0; CS_n: High between RD;  Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern
IDD4RA	Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R
IDD4RB	Operating Burst Read Current with Read DBI Read DBI enabled³, Other conditions: see IDD4R
IPP4R	Operating Burst Read IPP Current Same condition with IDD4R
IDDQ4R (Optional)	Operating Burst Read IDDQ Current Same definition like for IDD4R, however measuring IDDQ current instead of IDD current
IDDQ4RB (Optional)	Operating Burst Read IDDQ Current with Read DBI Same definition like for IDD4RB, however measuring IDDQ current instead of IDD current
IDD4W	Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 8 <sup>1</sup> ; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern
IDD4WA	Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W
IDD4WB	Operating Burst Write Current with Write DBI Write DBI enabled <sup>3</sup> , Other conditions: see IDD4W
IDD4WC	Operating Burst Write Current with Write CRC Write CRC enabled <sup>3</sup> , Other conditions: see IDD4W
IDD4W_par	Operating Burst Write Current with CA Parity CA Parity enabled <sup>3</sup> , Other conditions: see IDD4W
IPP4W	Operating Burst Write IPP Current Same condition with IDD4W
IDD5B	Burst Refresh Current (1X REF)  CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet for detail pattern; BL: 8 <sup>1</sup> ; AL: 0; CS_n: High between REF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern
IPP5B	Burst Refresh Write IPP Current (1X REF) Same condition with IDD5B
IDD5F2	Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B
IPP5F2	Burst Refresh Write IPP Current (2X REF) Same condition with IDD5F2

Symbol	Description
IDD5F4	Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B
IPP5F4	Burst Refresh Write IPP Current (4X REF) Same condition with IDD5F4
IDD6N	Self Refresh Current: Normal Temperature Range  T <sub>CASE</sub> : 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal <sup>4</sup> ; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 8 <sup>1</sup> ; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: MID-LEVEL
IPP6N	Self Refresh IPP Current: Normal Temperature Range Same condition with IDD6N
IDD6E	Self-Refresh Current: Extended Temperature Range  T <sub>CASE</sub> : 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended <sup>4</sup> ; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 8 <sup>1</sup> ; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data  IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: MID-LEVEL
IPP6E	Self Refresh IPP Current: Extended Temperature Range Same condition with IDD6E
IDD6R	Self-Refresh Current: Reduced Temperature Range  T <sub>CASE</sub> : 0 - TBD (~35-45)°C; Low Power Array Self Refresh (LP ASR): Reduced <sup>4</sup> ; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 8 <sup>1</sup> ; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: MID-LEVEL
IPP6R	Self Refresh IPP Current: Reduced Temperature Range Same condition with IDD6R
IDD6A	Auto Self-Refresh Current  T <sub>CASE</sub> : 0 - 95°C; Low Power Array Self Refresh (LP ASR): Auto <sup>4</sup> ; Partial Array Self-Refresh (PASR): Full Array; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 8¹; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Auto Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: MID-LEVEL
IPP6A	Auto Self-Refresh IPP Current Same condition with IDD6A
IDD7	Operating Bank Interleave Read Current CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: Refer to Component Datasheet for detail pattern; BL: 8 <sup>1</sup> ; AL: CL-1; CS_n: High between ACT and RDA; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: read data bursts with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: two times interleaved cycling through banks (0, 1,7) with different addressing; Output Buffer and RTT: Enabled in Mode Registers <sup>2</sup> ; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern
IPP7	Operating Bank Interleave Read IPP Current Same condition with IDD7
IDD8	Maximum Power Down Current TBD
IPP8	Maximum Power Down IPP Current Same condition with IDD8

#### NOTE:

- 1. Burst Length: BL8 fixed by MRS: set MR0 [A1:0=00].
- 2. Output Buffer Enable
- set MR1 [A12 = 0] : Qoff = Output buffer enabled set MR1 [A2:1 = 00] : Output Driver Impedance Control = RZQ/7 RTT\_Nom enable

- set MR1 [A10:8 = 011] : RTT\_NOM = RZQ/6
- RTT\_WR enable
- set MR2 [A10:9 = 01] : RTT\_WR = RZQ/2 RTT\_PARK disable
- set MR5 [A8:6 = 000]

3. CAL enabled : set MR4 [A8:6 = 001] : 1600MT/s 010] : 1866MT/s, 2133MT/s 011] : 2400MT/s , 2666MT/s Gear Down mode enabled :set MR3 [A3 = 1] : 1/4 Rate

DLL disabled : set MR1 [A0 = 0]

CA parity enabled :set MR5 [A2:0 = 001] : 1600MT/s,1866MT/s, 2133MT/s 010] : 2400MT/s, 2666MT/s

Read DBI enabled : set MR5 [A12 = 1]
Write DBI enabled : set :MR5 [A11 = 1]
4. Low Power Array Self Refresh (LP ASR) : set MR2 [A7:6 = 00] : Normal

01] : Reduced Temperature range 10]: Extended Temperature range

11]: Auto Self Refresh



### 14. IDD SPEC Table

IDD and IPP values are for typical operating range of voltage and temperature unless otherwise noted.

#### [ Table 19 ] IDD and IDDQ Specification

				K40B40 : x72) Module				
	DDR4	I-2133	DDR4	1-2400	DDR4	1-2666		
Symbol	17-1	5-15	20-1	8-18	22-1	19-19	Unit	NOTE
	VDD 1.2V	VPP2.5V	VDD 1.2V	VPP2.5V	VDD 1.2V	VPP2.5V		
	IDD Max.	IPP Max.	IDD Max.	IPP Max.	IDD Max.	IPP Max.		
I <sub>DD0</sub>	3103	198	3248	198	3400	198	mA	
I <sub>DD0A</sub>	3240	198	3408	198	3585	198	mA	
I <sub>DD1</sub>	3695	198	3866	198	4045	198	mA	
I <sub>DD1A</sub>	3859	198	4052	198	4255	198	mA	
I <sub>DD2N</sub>	2814	180	2937	180	3066	180	mA	
I <sub>DD2NA</sub>	3155	180	3331	180	3517	180	mA	
I <sub>DD2NT</sub>	2849	180	2979	180	3115	180	mA	
I <sub>DD2NL</sub>	2592	180	2703	180	2819	180	mA	
I <sub>DD2NG</sub>	2784	180	2899	180	3019	180	mA	
I <sub>DD2ND</sub>	2727	180	2834	180	2946	180	mA	
I <sub>DD2N_par</sub>	2802	180	2917	180	3037	180	mA	
I <sub>DD2P</sub>	1713	180	1770	180	1829	180	mA	
I <sub>DD2Q</sub>	2730	180	2838	180	2951	180	mA	
I <sub>DD3N</sub>	4115	180	4295	180	4483	180	mA	
I <sub>DD3NA</sub>	4403	180	4634	180	4878	180	mA	
I <sub>DD3P</sub>	2366	180	2448	180	2533	180	mA	
I <sub>DD4R</sub>	6262	180	6664	180	7092	180	mA	
I <sub>DD4RA</sub>	6266	180	6684	180	7130	180	mA	
I <sub>DD4RB</sub>	6179	180	6581	180	7010	180	mA	
$I_{\mathrm{DD4W}}$	6790	180	7230	180	7699	180	mA	
I <sub>DD4WA</sub>	6840	180	7288	180	7766	180	mA	
I <sub>DD4WB</sub>	6609	180	7035	180	7489	180	mA	
I <sub>DD4WC</sub>	6265	180	6652	180	7063	180	mA	
/ <sub>DD4W_par</sub>	6376	180	6773	180	7195	180	mA	
I <sub>DD5B1</sub>	11244	882	11377	882	11512	882	mA	
/ <sub>DD5F2</sub>	8516	648	8643	648	8772	648	mA	
/ <sub>DD5F4</sub>	7584	558	7658	558	7733	558	mA	
/ <sub>DD5B2</sub>	5867	414	6004	414	6145	414	mA	
/ <sub>DD5F3</sub>	4899	324	5014	324	5132	324	mA	
	4564	306	4691	306	4822	306	mA	
I <sub>DD5F5</sub>	2280	252		252	2287	252		
J <sub>DD6N</sub>			2283				mA	
/ <sub>DD6E</sub>	3522	360	3525	360	3529	360	mA	
/ <sub>DD6R</sub>	1655	180	1659	180	1664	180	mA	
I <sub>DD6A</sub>	2164	252	2168	252	2173	252	mA	
I <sub>DD7</sub>	7677	288	8284	288	8939	288	mA	
$I_{\text{DD8}}$	982	144	986	144	991	144	mA	

- 1. DIMM IDD SPEC is based on the condition that de-actived rank(IDLE) is IDD2N. Please refer to DIMM Rank Status.
- ${\it 2. IDD current measure method and detail patterns are described on DDR4 component datasheet.}\\$
- 3. VDD and VDDQ are merged on module PCB ( IDDQ values are not considered by Qoff condition)
- 4. DIMM IDD Values are calculated based on the component IDD spec and Register power.



#### **DIMM Rank Status**

SEC DIMM	Operating Rank	The other Rank
/ <sub>DD0</sub>	/ <sub>DD0</sub>	I <sub>DD2N</sub>
/ <sub>DD1</sub>	/ <sub>DD1</sub>	I <sub>DD2N</sub>
I <sub>DD2P</sub>	I <sub>DD2P</sub>	I <sub>DD2P</sub>
I <sub>DD2N</sub>	I <sub>DD2N</sub>	I <sub>DD2N</sub>
I <sub>DD2Q</sub>	I <sub>DD2Q</sub>	I <sub>DD2Q</sub>
I <sub>DD3P</sub>	I <sub>DD3P</sub>	I <sub>DD3P</sub>
I <sub>DD3N</sub>	I <sub>DD3N</sub>	I <sub>DD3N</sub>
I <sub>DD4R</sub>	I <sub>DD4R</sub>	I <sub>DD2N</sub>
I <sub>DD4W</sub>	I <sub>DD4W</sub>	I <sub>DD2N</sub>
I <sub>DD5B</sub>	I <sub>DD5B</sub>	I <sub>DD2N</sub>
I <sub>DD6</sub>	I <sub>DD6</sub>	I <sub>DD6</sub>
I <sub>DD7</sub>	I <sub>DD7</sub>	I <sub>DD2N</sub>
I <sub>DD8</sub>	I <sub>DD8</sub>	I <sub>DD8</sub>

# 15. Input/Output Capacitance

#### [ Table 20 ] Silicon pad I/O Capacitance

Symbol	Parameter	DDR4-1600	/1866/2133	DDR4-24	00/2666	Unit	NOTE
Symbol	Farameter	min	max	min	max	Oill	NOTE
C <sub>IO</sub>	Input/output capacitance	0.7	1.6	0.7	1.5	pF	1,2,3
C <sub>DIO</sub>	Input/output capacitance delta	-0.1	0.1	-0.1	0.1	pF	1,2,3,11
$C_{DDQS}$	Input/output capacitance delta DQS_t and DQS_c	-	0.05	-	0.05	pF	1,2,3,5
C <sub>CK</sub>	Input capacitance, CK_t and CK_c	0.2	0.8	0.2	0.7	pF	1,3
C <sub>DCK</sub>	Input capacitance delta CK_t and CK_c	-	0.05	-	0.05	pF	1,3,4
C <sub>I</sub>	Input capacitance(CTRL, ADD, CMD pins only)	0.2	0.8	0.2	0.7	pF	1,3,6
C <sub>DI_CTRL</sub>	Input capacitance delta(All CTRL pins only)	-0.1	0.1	-0.1	0.1	pF	1,3,7,8
C <sub>DI_ADD_CMD</sub>	Input capacitance delta(All ADD/CMD pins only)	-0.1	0.1	-0.1	0.1	pF	1,2,9,10
C <sub>ALERT</sub>	Input/output capacitance of ALERT	0.5	2.5	0.5	2.5	pF	1,3
C <sub>ZQ</sub>	Input/output capacitance of ZQ	0.5	2.5	0.5	2.5	pF	1,3,12

- 1. This parameter is not subject to production test. It is verified by design and characterization. The silicon only capacitance is validated by de-embedding the package L & C parasitic. The capacitance is measured with VDD, VDDQ, VSS, VSSQ applied with all other signal pins floating. Measurement procedure tbd.
- 2. DQ, DM\_n, DQS\_T, DQS\_C, TDQS\_T, TDQS\_C. Although the DM, TDQS\_T and TDQS\_C pins have different functions, the loading matches DQ and DQS
- 3. This parameter applies to 3DS devices. It is meant to represent the silicon pad capacity of the master die.
- 4. Absolute value CK\_T-CK\_C
- 5. Absolute value of CIO(DQS\_T)-CIO(DQS\_C)
- 6. CI applies to ODT, CS\_n, CKE, A0-A17, BA0-BA1, BG0-BG1, RAS\_n/A16, CAS\_n/A15, WE\_n/A14, ACT\_n and PAR. 7. CDI CTRL applies to ODT, CS\_n and CKE
- 8.  $CDI\_CTRL = CI(CTRL)-0.5*(CI(CLK\_T)+CI(CLK\_C))$
- 9. CDI\_ADD\_ CMD applies to, A0-A17, BA0-BA1, BG0-BG1,RAS\_n/A16, CAS\_n/A15, WE\_n/A14, ACT\_n and PAR. 10. CDI\_ADD\_CMD = CI(ADD\_CMD)-0.5\*(CI(CLK\_T)+CI(CLK\_C))
- 11. CDIO = CIO(DQ,DM)-0.5\*(CIO(DQS\_T)+CIO(DQS\_C))
- 12. Maximum external load capacitance on ZQ pin: tbd pF.

# 16. Electrical Characteristics & AC Timings for DDR4-1600-3DS to DDR4-2666-3DS

### 16.1 Refresh parameters

Typical platforms are designed with the assumption that no more than one physical rank is refreshed at the same time. In order to limit the maximum refresh current (IDD5B1) for a 3D stacked SDRAM, it will be required to stagger the refreshes to each device in a stack.

The tRFC time for a single logical rank is defined as tRFC\_slr and is specified as the same value as for a monolithic DDR4 SDRAM of equivalent density. The minimum amount of stagger between refresh commands (=tREF\_stagger) sent to different logical ranks is specified to be approximately tRFC\_slr/3 - Table 21 below.

[ Table 21 ] Refresh parameters by logical rank density

Parameter	Symbol		Logi	ity	Unite	NOTE	
Parameter		Symbol	4Gb	8Gb	16Gb	Ullits	NOIL
		tRFC_slr1 (1X mode)	260	350	TBD1	ns	
REF command to ACT or REF command time to same logical rank		tRFC_slr2 (2X mode)	160	260	TBD2	ns	
		tRFC_slr4 (4X mode)	110	160	TBD3	ns ns ns	
		tRFC_slr1 (1X mode)	90	120	TBD1/3	ns	
REF command to REF command to dif- ferent logical rank		tRFC_slr2 (2X mode)	55	90	TBD2/3	ns	
		tRFC_slr4 (4X mode)	40	55	TBD3/3	ns ns	
	tREFI_slr1	$0^{\circ}C = < T_{CASE} = < 85^{\circ}C$	7.8	7.8	TBD4	us	
	(1X mode)	85°C < T <sub>CASE</sub> = < 95°C	3.9	3.9	TBD4/2	us	
Average periodic refresh interval in	tREFI_slr2	$0^{\circ}\text{C} = < \text{T}_{\text{CASE}} = < 85^{\circ}\text{C}$	3.9	3.9	TBD4/2	us	
same logical rank	(2X mode)	85°C < T <sub>CASE</sub> = < 95°C	1.95	1.95	TBD4/2	us	
	tREFI_slr4	$0^{\circ}\text{C} = < \text{T}_{\text{CASE}} = < 85^{\circ}\text{C}$	1.95	1.95	TBD4/4	us	
	(4X mode)	85°C < T <sub>CASE</sub> = < 95°C	0.975	0.975	TBD4/8	us	

#### [ Table 22 ] Timing Parameters by Speed Grade

Parameter	Symbol	DDR4-160	00-3DS	DDR4-18	66-3DS	DDR4-21	33-3DS	DDR4-240	00-3DS	DDR4-2	666-3DS	Units	NOTE
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Ullits	NOTE
Row Activate to Row Activate	e Delay												
ACTIVATE to ACTIVATE command period to different bank group in the same logical rank	tRRD_S _slr	max(4nC K,5ns)	-	max(4nC K,4.2ns)	-	max(4nC K,3.7ns)	-	max(4nC K,3.3ns)	-	TBD	TBD	ns	
ACTIVATE to ACTIVATE command period to same bank group in the same logical rank	tRRD_L _slr	max(4nC K,6ns)	-	max(4nC K,5.3ns)	-	max(4nC K,5.3ns)	-	max(4nC K,4.9ns)	-	TBD	TBD	ns	
ACTIVATE to ACTIVATE command period to different logical ranks	tRRD_dl r	4	-	4	-	4	-	4	-	TBD	TBD	nCK	
Four Activate Window													
Four activate window to the same logical rank for 0.5KB page size	tFAW_sl r_x4	20	-	17	-	15	-	13	-	TBD	TBD	ns	1
Four activate window to the same logical rank for 1KB page size	tFAW_sl r_x8	25	-	23	-	21	-	21	-	TBD	TBD	ns	2
Four activate window to different logical ranks	tFAW_dl r	16	-	16	-	16	1	16	-	TBD	TBD	nCK	
Self-Refresh Timings													
Exit Self-Refresh to commands not requiring a locked DLL	tXS	max(5nC K,tRF- C_slr(min )+10ns)	-	max(5nC K,tRF- C_slr(min )+10ns)	-	max(5nC K,tRF- C_slr(min )+10ns)	-	max(5nC K,tRF- C_slr(min )+10ns)	-	TBD	TBD		3

- 1. For x4 devices only.
  2. For x8 devices only.
  3. Upon exit from Self-Refresh, the 3D Stacked DDR4 SDRAM requires a minimum of one extra refresh command to all logical ranks before it is put back into Self-Refresh.

# 16.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for corresponding bin

#### [ Table 23 ] DDR4-1600 Speed Bins and Operations

	Speed Bin		DDR4	I-1600		
	CL-nRCD-nRP		13-1	2-11	Unit	NOTE
Pai	rameter	Symbol	min	max		
Internal read co	ommand to first data	tAA	16.25	21.00	ns	
ACT to internal re	ad or write delay time	tRCD	15	-	ns	
PRE con	nmand period	tRP	13.75	-	ns	
ACT to PRE	command period	tRAS	35	9 x tREFI	ns	
ACT to ACT or F	REF command period	tRC	48.75	-	ns	
	CL = 12	tCK(AVG)	Rese	erved	ns	1,2,3,4
CWL = 9,11	CL = 13	tCK(AVG)	1.25	<1.5	ns	1,2,3,4
	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3
	Supported CL Setting	S	11,12	,13,14	nCK	
Supp	orted nRCD Timings m	ninimum	1	0	nCK	
Sup	ported nRP Timings mi	nimum	1	0	nCK	
	Supported CWL Settin	gs	9,	11	nCK	

#### [ Table 24 ] DDR4-1866 Speed Bins and Operations

	Speed Bin		DDR4-	1866		
	CL-nRCD-nRP		15-14	-13	Unit	NOTE
Parar	neter	Symbol	min	max		
Internal read com	mand to first data	tAA	16.07	21.00	ns	
ACT to internal read	or write delay time	tRCD	15	-	ns	
PRE comm	and period	tRP	13.92 (13.75 <sup>12</sup> )	-	ns	
ACT to PRE co	mmand period	tRAS	34	9 x tREFI	ns	
ACT to ACT or RE	F command period	tRC	47.92	-	ns	
	CL = 12	tCK(AVG)	Reser	ved	ns	1.2.3.4.6
CWL = 9,11	CL = 13	tCK(AVG)	1.25	<1.5	ns	1,2,3,4,6
	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3,6
	CL = 14	tCK(AVG)	Reser	ved	ns	1,2,3,4
CWL = 10,12	CL = 15	tCK(AVG)	1.071	<1.25	ns	1,2,3,4
	CL = 16	tCK(AVG)	1.071	<1.25	ns	1,2,3
S	Supported CL Setting	S	11,12,13,1	4,15,16	nCK	
Support	Supported nRCD Timings minimum		10		nCK	
Suppo	rted nRP Timings mi	nimum	10		nCK	
Sı	upported CWL Setting	gs	9,10,1	1,12	nCK	

#### [ Table 25 ] DDR4-2133 Speed Bins and Operations

	Speed Bin		DDR4-2	133		
	CL-nRCD-nRP		17-15-1	15	Unit	NOTE
Para	meter	Symbol	min	max		
Internal read con	nmand to first data	tAA	15.95	21.00	ns	
ACT to internal rea	d or write delay time	tRCD	14.06	-	ns	
PRE comr	mand period	tRP	14.06 (13.75 <sup>12</sup> )	-	ns	
ACT to PRE c	ommand period	tRAS	33	9 x tREFI	ns	
ACT to ACT or RE	F command period	tRC	47.06	-	ns	
CWL = 9,11	CL = 13	tCK(AVG)	1.25	<1.5	ns	1,2,3,4,7
CVVL = 9,11	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3,7
	CL = 14	tCK(AVG)	Reserve	ed	ns	1,2,3,4,7
CWL = 10,12	CL = 15	tCK(AVG)	1.071	<1.25	ns	1,2,3,4,7
	CL = 16	tCK(AVG)	1.071	<1.25	ns	1,2,3,7
	CL = 16	tCK(AVG)	Reserve	ed	ns	1,2,3,4
CWL = 11.14	CL = 17	tCK(AVG)	0.937	<1.071	ns	1,2,3,4
CVVL = 11,14	CL = 18	tCK(AVG)	0.937	<1.071	ns	1,2,3,4
	CL = 20	tCK(AVG)	0.937	<1.071	ns	1,2,3,4,7
Sı	pported CL Settings		11,12,13,14,15	,16,17,18	nCK	
Supporte	ed nRCD Timings mini	mum	10		nCK	
Support	ed nRP Timings minin	num	10		nCK	
Sup	oported CWL Settings		9,10,11,1	2,14	nCK	

#### [ Table 26 ] DDR4-2400 Speed Bins and Operations

	Speed Bin		DDR4-2	400		
	CL-nRCD-nRP		20-18-	18	Unit	NOTE
Parar	neter	Symbol	min	max		
Internal read com	mand to first data	tAA	16.67	21.00	ns	
ACT to internal read	d or write delay time	tRCD	15	-	ns	
PRE comm	nand period	tRP	15	-	ns	
ACT to PRE co	ommand period	tRAS	32	9 x tREFI	ns	
ACT to ACT or RE	F command period	tRC	47	-	ns	
CWL = 9,11	CL = 13	tCK(AVG)	Reserv	red	ns	1,2,3,4,8
CVVL = 9,11	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3,8
	CL = 14	tCK(AVG)	Reserv	red	ns	1,2,3,4,8
CWL = 10,12	CL = 15	tCK(AVG)	Reserv	red	ns	1,2,3,4,8
	CL = 16	tCK(AVG)	1.071	<1.25	ns	1,2,3,8
	CL = 16	tCK(AVG)	Reserv	red	ns	1,2,3,4,8
CWL = 11,14	CL = 17	tCK(AVG)	0.937	<1.071	ns	1,2,3,4,8
CVVL = 11,14	CL = 18	tCK(AVG)	0.937	<1.071	ns	1,2,3,4,8
	CL = 20	tCK(AVG)	Reserv	red	ns	1,2,3,4,8
	CL = 18	tCK(AVG)	Reserv	red	ns	1,2,3,4
CMI - 40.40	CL = 19	tCK(AVG)	0.833	<0.937	ns	1,2,3,4
CWL = 12,16	CL = 20	tCK(AVG)	0.833	<0.937	ns	1,2,3,4
	CL = 22	tCK(AVG)	Reserv	red	ns	1,2,3,4,8
Su	pported CL Settings		11,12,13,14,15,16	5,17,18,19,20	nCK	
Supporte	d nRCD Timings minim	um	10		nCK	
Support	ed nRP Timings minimu	ım	10		nCK	
Sup	ported CWL Settings		9,10,11,12	,14,16	nCK	



#### [ Table 27 ] DDR4-2666 Speed Bins and Operations

	Speed Bin		DDR4-2	666		
	CL-nRCD-nRP		22-19-	19	Unit	NOTE
Para	meter	Symbol	min	max		
Internal read com	nmand to first data	tAA	16.5	21.00	ns	
ACT to internal rea	d or write delay time	tRCD	14.25	-	ns	
PRE comn	nand period	tRP	14.25	-	ns	
ACT to PRE co	ommand period	tRAS	32	9 x tREFI	ns	
ACT to ACT or RE	F command period	tRC	46.25	-	ns	
CW = 0.44	CL = 13	tCK(AVG)	Reserv	ed	ns	1,2,3,4,9
CWL = 9,11	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3,9
	CL = 14	tCK(AVG)	Reserv	red	ns	1,2,3,4,9
CWL = 10,12	CL = 15	tCK(AVG)	Reserv	red	ns	1,2,3,4,9
	CL = 16	tCK(AVG)	1.071	<1.25	ns	1,2,3,9
	CL = 16	tCK(AVG)	Reserv	red	ns	1,2,3,4,9
CWL = 11,14	CL = 18	tCK(AVG)	0.937	<1.071	ns	1,2,3,4,9
	CL = 20	tCK(AVG)	0.937	<1.071	ns	1,2,3,9
	CL = 18	tCK(AVG)	Reserv	red	ns	1,2,3,4,9
CWL = 12,16	CL = 20	tCK(AVG)	0.833	<0.937	ns	1,2,3,4,9
	CL = 22	tCK(AVG)	0.833	<0.937	ns	1,2,3,9
	CL = 20	tCK(AVG)	Reserv	ed	ns	1,2,3,4,9
CWL = 14,18	CL = 22	tCK(AVG)	0.75	0.833	ns	1,2,3,4,9
	CL = 24	tCK(AVG)	0.75	0.833	ns	1,2,3,9
Su	upported CL Settings		11,12,13,14,15,16,17	7,18,19,20,22,24	nCK	
Supporte	ed nRCD Timings minim	um	12		nCK	
Support	ted nRP Timings minimu	ım	12		nCK	
Sup	oported CWL Settings		9,10,11,12,1	4,16,18	nCK	

### **DDR4 SDRAM**

#### 16.3 Speed Bin Table Note

Absolute Specification

- VDDQ = VDD = 1.20V +/- 0.06 V
- VPP = 2.5V +0.25/-0.125 V
- The values defined with above-mentioned table are DLL ON case.
- DDR4-3DS-1600, 1866, 2133, 2400 Speed Bin Tables are valid only when Gear Down mode is disabled.
- 1. The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When making a selection of tCK(avg), both need to be fulfilled: Requirements from
- CL setting as well as requirements from CWL setting.

  2. tCK(avg).MIN limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(avg) value (1.5, 1.25, 1.071, 0.937 or 0.833 ns) when calculating CL [nCK] = tAA [ns] / tCK(avg).Ins], rounding up to the next 'Supported CL', where tAA = 12.5ns and tCK(avg) = 1.3 ns should only be used for CL = 12 calculation.

  3. tCK(avg).MAX limits: Calculate tCK(avg) = tAA.MAX / CL SELECTED and round the resulting tCK(avg) down to the next valid speed bin (i.e. 1.5ns or 1.25ns or 1.071 ns or
- 0.937 ns or 0.833 ns). This result is tCK(avg).MAX corresponding to CL SELECTED.
- 'Reserved' settings are not allowed. User must program a different value.
- 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to supplier's data sheet and/or the DIMM SPD information if and how this setting is supported.
- 6. Any DDR4-3DS-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 7. Any DDR4-3DS-2133 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 8. Any DDR4-3DS-2400 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 9. Any DDR4-3DS-2666 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characteriza-tion.
- 10.13.75ns is minimum tRCD when operating by DDR4-1600K-3DS2B at tCK(AVG).min=1.25ns
- 11. 12.85ns is minimum tRCD when operating by DDR4-1866L-3DS2B at tCK(AVG).min=1.071ns
- 12.17.14 ns is the minimum tAA when operating in DDR4-1866N-3DS2B at tCK(AVG).min=1.071ns. 13.13.75ns is minimum tRP when operating by DDR4-1600K-3DS2B at tCK(AVG).min=1.25ns



# 17. Timing Parameters by Speed Grade

[ Table 28 ] Timing Parameters by Speed Bin for DDR4-1600 to DDR4-2666

Speed		DDR4		DDR4		DDR4		DDR4		DDR4		Units	NOTE
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Clock Timing													
Minimum Clock Cycle Time (DLL off mode)	tCK (DLL_OFF)	8	20	8	20	8	20	8	20	8	20	ns	-
Average Clock Period	tCK(avg)	1.25	<1.5	1.071	<1.25	0.937	<1.071	0.833	<0.937	0.750	<0.833	ns	35,36
Average high pulse width	tCH(avg)	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	tCK(avg)	
Average low pulse width	tCL(avg)	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	tCK(avg)	
Absolute Clock Period	tCK(abs)			•		(avg)min + tJ avg)m ax + tJ			•	-	•	tCK(avg)	
Absolute clock HIGH pulse width	tCH(abs)	0.45	-	0.45	-	0.45	-	0.45	-	0.45	-	tCK(avg)	23
Absolute clock LOW pulse width	tCL(abs)	0.45	-	0.45	-	0.45	-	0.45	-	0.45	-	tCK(avg)	24
Clock Period Jitter- total	JIT(per)_tot	-63	63	-54	54	-47	47	-42	42	-38	38	ps	23
Clock Period Jitter- deterministic	JIT(per)_dj	-31	31	-27	27	-23	23	-21	21	-19	19	ps	26
Clock Period Jitter during DLL locking period	tJIT(per, lck)	-50	50	-43	43	-38	38	-33	33	-30	30	ps	
Cycle to Cycle Period Jitter	tJIT(cc)	-	125	-	107	-	94	-	83	-	75	ps	
Cycle to Cycle Period Jitter during DLL locking period	tJIT(cc, lck)	-	100	-	86	-	75	-	67	-	60	ps	
Duty Cycle Jitter	tJIT(duty)	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ps	
Cumulative error across 2 cycles	tERR(2per)	-92	92	-79	79	-69	69	-61	61	-55	55	ps	
Cumulative error across 3 cycles	tERR(3per)	-109	109	-94	94	-82	82	-73	73	-66	66	ps	
Cumulative error across 4 cycles	tERR(4per)	-121	121	-104	104	-91	91	-81	81	-73	73	ps	
Cumulative error across 5 cycles	tERR(5per)	-131	131	-112	112	-98	98	-87	87	-78	78	ps	
Cumulative error across 6 cycles	tERR(6per)	-139	139	-119	119	-104	104	-92	92	-83	83	ps	
Cumulative error across 7 cycles	tERR(7per)	-145	145	-124	124	-109	109	-97	97	-87	87	ps	
Cumulative error across 8 cycles	tERR(8per)	-151	151	-129	129	-113	113	-101	101	-91	91	ps	
Cumulative error across 9 cycles	tERR(9per)	-156	156	-134	134	-117	117	-104	104	-94	94	ps	
Cumulative error across 10 cycles	tERR(10per)	-160	160	-137	137	-120	120	-107	107	-96	96	ps	
Cumulative error across 11 cycles	tERR(11per)	-164	164	-141	141	-123	123	-110	110	-99	99	ps	
Cumulative error across 12 cycles	tERR(12per)	-168	168	-144	144	-126	126	-112	112	-101	101	ps	<del>                                     </del>
Cumulative error across 13 cycles	tERR(13per)	-172	172	-147	147	-129	129	-114	114	-103	103	ps	<del> </del>
Cumulative error across 14 cycles	tERR(14per)	-175	175	-150	150	-131	131	-116	116	-104	104	ps	<del>                                     </del>
Cumulative error across 15 cycles	tERR(15per)	-178	178	-152	152	-133	133	-118	118	-106	106	ps	
Cumulative error across 16 cycles	tERR(16per)	-180	189	-155	155	-135	135	-120	120	-108	108	ps	
Cumulative error across 17 cycles	tERR(17per)	-183	183	-157	157	-137	137	-122	122	-110	110	ps	<del>                                     </del>
Cumulative error across 18 cycles	tERR(18per)	-185	185	-157	159	-139	139	-124	124	-112	112	· ·	
Cumulative error across n = 13, 14 49,		-100	165			= ((1 + 0.68li				-112	112	ps	
50 cycles	tERR(nper)		ı			c = ((1 + 0.68l					T	ps	
Command and Address setup time to CK_t, CK_c referenced to Vih(ac) / Vil(ac) levels	tIS(base)	115	-	100	-	80	-	62	-	TBD	-	ps	
Command and Address setup time to CK_t, CK c referenced to Vref levels	tIS(Vref)	215	-	200	-	180	-	162	-	TBD	-	ps	
Command and Address hold time to CK_t, CK_c referenced to Vih(dc) / Vil(dc) levels	tIH(base)	140	-	125	-	105	-	87	-	TBD	-	ps	
Command and Address hold time to CK_t, CK_c referenced to Vref levels	tIH(Vref)	215	-	200	-	180	-	162	-	TBD	-	ps	
Control and Address Input pulse width for each input	tIPW	600	-	525	-	460	-	410	-	385	-	ps	
Command and Address Timing													
CAS_n to CAS_n command delay for same bank group	tCCD_L	max(5 nCK, 6.250 ns)	-	max(5 nCK, 5.355 ns)	-	max(5 nCK, 5.625 ns)	-	max(5 nCK, 5 ns)	-	max(5 nCK, 5 ns)	-	nCK	34
CAS_n to CAS_n command delay for dif- ferent bank group	tCCD_S	4	-	4	-	4	-	4	-	4	-	nCK	34
ACTIVATE to ACTIVATE Command delay to different bank group for 2KB page size	tRRD_S(2K)	Max(4nC K,6ns)	-	Max(4nC K,5.3ns)	-	Max(4nC K,5.3ns)	-	Max(4nC K,5.3ns)	-	Max(4nC K,5.3ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to different bank group for 2KB page size	tRRD_S(1K)	Max(4nC K,5ns)		Max(4nC K,4.2ns)		Max(4nC K,3.7ns)		Max(4nC K,3.3ns)	-	Max(4nC K,3ns)	-	nCK	34

# **DDR4 SDRAM**

# datasheet

Speed		DDR4	-1600	DDR4	-1866	DDR4	-2133	DDR4	-2400	DDR4	-2666		
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	Units	NOTE
ACTIVATE to ACTIVATE Command delay to different bank group for 1/2KB page size	tRRD_S(1/2K)	Max(4nC K,5ns)		Max(4nC K,4.2ns)		Max(4nC K,3.7ns)		Max(4nC K,3.3ns)	-	Max(4nC K,3ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to same bank group for 2KB page size	tRRD_L(2K)	Max(4nC K,7.5ns)		Max(4nC K,6.4ns)		Max(4nC K,6.4ns)		Max(4nC K,6.4ns)	-	Max(4nC K,6.4ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to same bank group for 1KB page size	tRRD_L(1K)	Max(4nC K,6ns)		Max(4nC K,5.3ns)		Max(4nC K,5.3ns)		Max(4nC K,4.9ns)	-	Max(4nC K,4.9ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to same bank group for 1/2KB page size	tRRD_L(1/2K)	Max(4nC K,6ns)		Max(4nC K,5.3ns)		Max(4nC K,5.3ns)		Max(4nC K,4.9ns)	-	Max(4nC K,4.9ns)	-	nCK	34
Four activate window for 2KB page size	tFAW_2K	Max(28nC K,35ns)		Max(28nC K,30ns)		Max(28nC K,30ns)		Max(28nC K,30ns)	-	Max(28nC K,30ns)	-	ns	34
Four activate window for 1KB page size	tFAW_1K	Max(20nC K,25ns)		Max(20nC K,23ns)		Max(20nC K,21ns)		Max(20nC K,21ns)	-	Max(20nC K,21ns)	-	ns	34
Four activate window for 1/2KB page size	tFAW_1/2K	Max(16nC K,20ns)		Max(16nC K,17ns)		Max(16nC K,15ns)		Max(16nC K,13ns)	-	Max(16nC K,12ns)	-	ns	34
Delay from start of internal write transaction to internal read command for different bank group	tWTR_S	max(2nC K,2.5ns)	-	max(2nC K,2.5ns)	-	max(2nC K,2.5ns)	-	max (2nCK, 2.5ns)	-	max (2nCK, 2.5ns)	-		1,2,e,3 4
Delay from start of internal write transaction to internal read command for same bank group	tWTR_L	max(4nC K,7.5ns)	-	max(4nC K,7.5ns)	-	max(4nC K,7.5ns)	-	max (4nCK,7.5 ns)	-	max (4nCK,7.5 ns)	-		1,34
Internal READ Command to PRECHARGE Command delay	tRTP	max(4nC K,7.5ns)	-	max(4nC K,7.5ns)	-	max(4nC K,7.5ns)	-	max (4nCK,7.5 ns)	-	max (4nCK,7.5 ns)	-		
WRITE recovery time	tWR	15	-	15	-	15	-	15	-	15	-	ns	1
Write recovery time when CRC and DM are enabled	tWR_CRC _DM	tWR+max (4nCK,3.7 5ns)	-	tWR+max (5nCK,3.7 5ns)	-	tWR+max (5nCK,3.7 5ns)	-	tWR+max (5nCK,3.7 5ns)	-	tWR+max (5nCK,3.7 5ns)	-	ns	1, 28
delay from start of internal write transaction to internal read command for different bank group with both CRC and DM enabled	tWTR_S_C RC_DM	tWTR_S+ max (4nCK,3.7 5ns)	-	tWTR_S+ max (5nCK,3.7 5ns)	-	tWTR_S+ max (5nCK,3.7 5ns)	-	tWTR_S+ max (5nCK,3.7 5ns)	-	tWTR_S+ max (5nCK,3.7 5ns)	-	ns	2, 29, 34
delay from start of internal write transaction to internal read command for same bank group with both CRC and DM enabled	tWTR_L_C RC_DM	tWTR_L+ max (4nCK,3.7 5ns)	-	tWTR_L+ max (5nCK,3.7 5ns)	-	tWTR_L+ max (5nCK,3.7 5ns)	-	tWTR_L+ max (5nCK,3.7 5ns)	-	tWTR_L+ max (5nCK,3.7 5ns)	-	ns	3,30, 34
DLL locking time	tDLLK	597	-	597	-	768	-	768	-	854	-	nCK	
Mode Register Set command cycle time	tMRD	8	-	8	-	8	-	8	-	8	-	nCK	
Mode Register Set command update delay	tMOD	max(24nC K,15ns)	-	max(24nC K,15ns)	-	max(24nC K,15ns)	-	max(24nC K,15ns)	-	max(24nC K,15ns)	-		50
Multi-Purpose Register Recovery Time	tMPRR	1	-	1	-	1	-	1	-	1	-	nCK	33
Multi Purpose Register Write Recovery Time	tWR_MPR	tMOD (min) + AL + PL	-	tMOD (min) + AL + PL	-	tMOD (min) + AL + PL	-	tMOD (min) + AL + PL	-	tMOD (min) + AL + PL	-		
Auto precharge write recovery + precharge time	tDAL(min)				Programme	d WR + rour	ndup ( tRP /	tCK(avg))	•			nCK	
DQ0 or DQL0 driven to 0 set-up time to first DQS rising edge	tPDA_S	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	UI	45,47
DQ0 or DQL0 driven to 0 hold time from last DQS fall-ing edge	tPDA_H	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	UI	46,47
CS_n to Command Address Latency							_	,	T	,	1		•
CS_n to Command Address Latency	tCAL	max(3 nCK, 3.748 ns)	-	max(3 nCK, 3.748 ns)	-	max(3 nCK, 3.748 ns)	-	5	-	5	-	nCK	
Mode Register Set command cycle time in CAL mode	tMRD_tCAL	tMOD+ tCAL	-	tMOD+ tCAL	-	tMOD+ tCAL		tMOD+ tCAL	-	tMOD+ tCAL	-	nCK	
Mode Register Set update delay in CAL mode	tMOD_tCAL	tMOD+ tCAL	-	tMOD+ tCAL	-	tMOD+ tCAL		tMOD+ tCAL	-	tMOD+ tCAL	-	nCK	
DRAM Data Timing							•			•	3		
DQS_t,DQS_c to DQ skew, per group, per access	tDQSQ	-	0.16	-	0.16	-	0.16	-	0.16	-	0.18	tCK(avg)/ 2	13,18,3 9,49
DQ output hold per group, per access from DQS_t,DQS_c	tQH	0.76	-	0.76	-	0.76	-	0.74	-	0.74	-	tCK(avg)/	13,17,1 8,39,49
Data Valid Window per device: (tQH - tD-QSQ) of each UI on a given DRAM	tDVWd	0.63	-	0.63	-	0.64	-	0.64	-	TBD	-	UI	17,18,3 9,49
Data Valid Window , per pin per UI : (tQH - tDQSQ) each UI on a pin of a given DRAM	tDVWp	0.66	-	0.66	-	0.69	-	0.72	-	0.72	-	UI	17,18,3 9,49
DQ low impedance time from CK_t, CK_c	tLZ(DQ)	-450	225	-390	195	-390	180	-330	175	-310	170	ps	39
DQ high impedance time from CK_t, CK_c	tHZ(DQ)	-	225	-	195	-	180	-	175	-	170	ps	39
Data Strobe Timing								ı					
DQS_t, DQS_c differential READ Pre-amble (1 clock preamble)	tRPRE	0.9	NOTE44	0.9	NOTE44	0.9	NOTE44	0.9	NOTE 44	0.9	NOTE 44	tCK	40



# **DDR4 SDRAM**

Parentester   Symbol   Symbo	Speed		DDR4	-1600	DDR4	I-1866	DDR4	-2133	DDR4	-2400	DDR4	-2666		
Display   Disp	•	Symbol											Units	NOTE
See Continue Seed and Seed Seed Seed Seed Seed Seed Seed Se	DQS t, DQS c differential READ Pre-am-	-											+014	44
The control of the co	ble (2 clock preamble)	IRPREZ	INA	INA	NA .	INA	INA	NA	1.0		1.0		ICK	41
DOCAL FLOOR Conference and work of the control of	DQS_t, DQS_c differential READ Postamble	tRPST	0.33	NOTE 45	0.33	NOTE 45	0.33		0.33		0.33		tCK	
DOS. 1.000. effected WOTE Pre-amb  WOSE 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.	DQS_t,DQS_c differential output high time	tQSH	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	tCK	21
March   Color Department   March   M	DQS_t,DQS_c differential output low time	tQSL	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	tCK	20
No.   1.00   1	DQS_t, DQS_c differential WRITE Pre-amble (1 clock preamble)	tWPRE	0.9	-	0.9	-	0.9	-	0.9	-	0.9	-	tCK	42
Production   Pro	DQS_t, DQS_c differential WRITE Pre-amble (2 clock preamble)	tWPRE2	NA		NA		NA		1.8	-	1.8	-	tCK	43
Reference for REL-19  Reference for Reference	DQS_t, DQS_c differential WRITE Postamble	tWPST	0.33	-	0.33	-	0.33	-	0.33	-	0.33	-	tCK	
Continued to the state   Continued to the st	DQS_t and DQS_c low-impedance time (Referenced from RL-1)	tLZ(DQS)	-450	225	-390	195	-360	180	-330	175	-310	170	ps	
DUBLE 1.005 c Officerential topol high public by DOSH	DQS_t and DQS_c high-impedance time (Referenced from RL+BL/2)	tHZ(DQS)	-	225	-	195	-	180	-	175	-	170	ps	
DOS.   DOS.   CRIST	DQS_t, DQS_c differential input low pulse width	tDQSL	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	tCK	
Section   Content   Cont	DQS_t, DQS_c differential input high pulse width	tDQSH	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	tCK	
MAX	DQS_t, DQS_c rising edge to CK_t, CK_c rising edge (1 clock preamble)	tDQSS	-0.27	0.27	-0.27	0.27	-0.27	0.27	-0.27	0.27	-0.27	0.27	tCK	42
DK_CK_CK_ening edge   DK_CK_CK_ening edge   DK_CK_CK_ENING   DK_CK_CK_Ening edge   DK_CK_ENING   DK_CK_ENING edge   DK_CK_ENING edge   DK_CK_ENING edge   DK_CK_ENING edge   DK_CK_ENING edge   DK_CK_ENING edge   DK_CK_ENING   DK_CK_ENING edge   DK_CK_ENING edge   DK_CK_ENING edge   DK_CK_ENING edge   DK_CK_ENING edge   DK_CK_ENING edge   DK_CK_ENING   DK_CK_ENING edge   DK_CK_EN	DQS_t, DQS_c rising edge to CK_t, CK_c rising edge (2 clock preamble)	tDQSS2	NA	NA	NA	NA	NA	NA	TBD	TBD	TBD	TBD	tCK	43
CK_CECK_ceck_ning_edge   Cush   Cus	DQS_t, DQS_c falling edge setup time to CK_t, CK_c rising edge	tDSS	0.18	-	0.18	-	0.18	-	0.18	-	0.18	-	tCK	
Description from Finding CK_1 CK_2 with DLL   DUSCKI (OLL On)   225   225   195   195   195   196   180   175   175   170   170   ps   37.83.3	DQS_t, DQS_c falling edge hold time from CK_t, CK_c rising edge	tDSH	0.18	-	0.18	-	0.18	-	0.18	-	0.18	-	tCK	
MPSM Timing	DQS_t, DQS_c rising edge output timing locatino from rising CK_t, CK_c with DLL On mode		-225	225	-195	195	-180	180	-175	175	-170	170	ps	
MOD(min   MOD(min   MOD(min   mode)   MOD(min	DQS_t, DQS_c rising edge output variance window per DRAM			370		330		310		290		270	ps	
Command path disable delay upon MPSM	MPSM Timing		L				L	L						
Valid clock requirement after MPSM entry   CKMPE   CP   DED(min)	Command path disable delay upon MPSM entry	tMPED	) + tCP-	-	) + tCP-	-	) + tCP-	-	) + tCP-	-	TBD	-		
Main clock requirement better Min-SM exit   LCNMP-X   min   min	Valid clock requirement after MPSM entry	tCKMPE	) + tCP-	-	) + tCP-	-	) + tCP-	-	) + tCP-	-	TBD	-		
Decked DLL   Dec	Valid clock requirement before MPSM exit	tCKMPX		-		-		-		-	TBD	-		
Exit MPDLL	Exit MPSM to commands not requiring a locked DLL	tXMP	tXS(min)	-	tXS(min)	-	tXS(min)	-	tXS(min)	-	TBD	-		
Calibration Timing	Exit MPSM to commands requiring a locked DLL	tXMPDLL	) + tXS-	-	) + tXS-	-	) + tXS-	-	) + tXS-	-	TBD	-		
Power-up and RESET calibration time	CS setup time to CKE	tMPX_S		-		-		-		-	TBD	-		
Normal operation Full calibration time   tZQoper   512   - 512   - 512   - 512   - 512   - 128   - 1	Calibration Timing		1	1	1		1							1
Normal operation Short calibration time   tZQCS   128   - 12	Power-up and RESET calibration time	tZQinit	1024	-	1024	-	1024	-	1024	-	1024	-	nCK	
Exit Reset from CKE HIGH to a valid command	Normal operation Full calibration time	tZQoper	512	-	512	-	512	-	512	-	512	-	nCK	
Exit Reset from CKE HIGH to a valid command    tXPR     (5nCK,tR FC(min)+ 10ns)   -   (tRFC(min)+ 10ns)   -	Normal operation Short calibration time	tZQCS	128	-	128	-	128	-	128	-	128	-	nCK	
Exit Reset from CKE HIGH to a valid command	Reset/Self Refresh Timing													
Exit Self Refresh to commands not requiring a locked DLL  SRX to commands not requiring a locked DLL in Self Refresh ABORT  LEXI Self Refresh to ZQCL, ZQCS and MRS (CL, CWL, WR, RTP and Gear Down)  Exit Self Refresh to commands requiring a locked bll tXS_FAST (min) +10ns  Exit Self Refresh to commands requiring a tXS_LCCC, WR, RTP and Gear Down)  Exit Self Refresh to commands requiring a locked bll tXS_LCCCC, WR, RTP and Gear Down)  Exit Self Refresh to commands requiring a locked bll tXS_LCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC	Exit Reset from CKE HIGH to a valid command	tXPR	(5nCK,tR FC(min)+	-	(5nCK,tR FC(min)+	-	(5nCK,tR FC(min)+	-	(5nCK,tR FC(min)+	-	(5nCK,tR FC(min)+	-		
SRX to commands not requiring a locked DLL in Self Refresh ABORT   tX- S_ABORT(mi n)+10ns   - tRFC4(mi n)+10ns   -	Exit Self Refresh to commands not requiring a locked DLL	tXS	tRFC(min)	-	tRFC(min)	-	tRFC(min)	-	tRFC(min)	-	tRFC(min)	-		
Exit Self Refresh to ZQCL,ZQCS and MRS (CL,CWL,WR,RTP and Gear Down)	SRX to commands not requiring a locked DLL in Self Refresh ABORT	S_ABORT(mi	tRFC4(mi	-	tRFC4(mi	-	tRFC4(mi	-	tRFC4(mi	-	tRFC4(mi	-		
Exit Self Refresh to commands requiring a ltXSDLL tDLLK(mi n) tDLLK(mi n) tDLLK(mi n) tDLLK(mi n) tDLLK(mi n) tDLLK(mi n) tCKE(min) tCKE	Exit Self Refresh to ZQCL,ZQCS and MRS (CL,CWL,WR,RTP and Gear Down)	tXS_FAST		-		-		-		-		-		
Minimum CKE low width for Self refresh en-	Exit Self Refresh to commands requiring a locked DLL	` '	tDLLK(mi	-	tDLLK(mi	-	tDLLK(mi	-	tDLLK(mi	-	tDLLK(mi	-		
	Minimum CKE low width for Self refresh entry to exit timing	tCKESR	tCKE(min)	-	tCKE(min)	-	tCKE(min)	-	tCKE(min)	-	tCKE(min)	-		

# **DDR4 SDRAM**

Speed		DDR4	-1600	DDR4	-1866	DDR4-	-2133	DDR4	-2400	DDR4	-2666		
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	Units	NOTE
Minimum CKE low width for Self refresh entry to exit timing with CA Parity enabled	tCKESR_PAR	tCKE(min)	-	tCKE(min)	-	tCKE(min)	-	tCKE(min)	-	tCKE(min)	-		
Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE)	tCKSRE	nCK+PL max(5nC K,10ns)	-	ncK+PL max(5nC K,10ns)	-	ncK+PL max(5nC K,10ns)	-	ncK+PL max (5nCK,10	-	nCK+PL max (5nCK,10	-		
Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down when CA Par-	tCKSRE PAR	max (5nCK.10	_	max (5nCK,10	_	max (5nCK,10	_	max (5nCK,10	_	ns) max (5nCK,10	_		
ity is enabled  Valid Clock Requirement before Self Re-		ns)+PL		ns)+PL		ns)+PL		ns)+PL		ns)+PL			
fresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	tCKSRX	max(5nC K,10ns)	-	max(5nC K,10ns)	-	max(5nC K,10ns)	-	(5nCK,10 ns)	-	(5nCK,10 ns)	-		
Power Down Timing							ı	ı		ı	ı		
Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	tXP	max (4nCK,6n s)	-	max (4nCK,6n s)	-	max (4nCK,6n s)	-	max (4nCK,6n s)	-	max (4nCK,6n s)	-		
CKE minimum pulse width	tCKE	max (3nCK, 5ns)	-	max (3nCK, 5ns)	-	max (3nCK, 5ns)	-	max (3nCK, 5ns)	-	max (3nCK, 5ns)	-		31,32
Command pass disable delay	tCPDED	4	-	4	-	4	-	4	-	4	-	nCK	
Power Down Entry to Exit Timing	tPD	tCKE(min)	9*tREFI	tCKE(min)	9*tREFI	tCKE(min)	9*tREFI	tCKE(min)	9*tREFI	tCKE(min)	9*tREFI		6
Timing of ACT command to Power Down entry	tACTPDEN	1	-	1	-	2	-	2	-	2	-	nCK	7
Timing of PRE or PREA command to Power Down entry	tPRPDEN	1	-	1	-	2	-	2	-	2	-	nCK	7
Timing of RD/RDA command to Power Down entry	tRDPDEN	RL+4+1	-	RL+4+1	-	RL+4+1	-	RL+4+1	-	RL+4+1	-	nCK	
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRPDEN	WL+4+(t WR/ tCK(avg))	-	WL+4+(t WR/ tCK(avg))	-	WL+4+(t WR/ tCK(avg))	-	WL+4+(t WR/ tCK(avg))	-	WL+4+(t WR/ tCK(avg))	-	nCK	4
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRAPDEN	WL+4+W R+1	-	WL+4+W R+1	-	WL+4+W R+1	-	WL+4+W R+1	-	WL+4+W R+1	-	nCK	5
Timing of WR command to Power Down entry (BC4MRS)	tWRP- BC4DEN	WL+2+(t WR/ tCK(avg))	-	WL+2+(t WR/ tCK(avg))	-	WL+2+(t WR/ tCK(avg))	-	WL+2+(t WR/ tCK(avg))	-	WL+2+(t WR/ tCK(avg))	-	nCK	4
Timing of WRA command to Power Down entry (BC4MRS)	tWRAP- BC4DEN	WL+2+W R+1	-	WL+2+W R+1	-	WL+2+W R+1	-	WL+2+W R+1	-	WL+2+W R+1	-	nCK	5
Timing of REF command to Power Down entry	tREFPDEN	1	-	1	-	2	-	2	-	2	-	nCK	7
Timing of MRS command to Power Down entry	tMRSPDEN	tMOD(min )	-	tMOD(min )	-	tMOD(min )	-	tMOD(min	-	tMOD(min )	-		
PDA Timing							ı	ı		ı	ı		
Mode Register Set command cycle time in PDA mode	tMRD_PDA	max(16nC K,10ns)	-	max(16nC K,10ns)	-	max(16nC K,10ns)	-	max(16nC K,10ns)	-	max(16nC K,10ns)	-	nCK	
Mode Register Set command update delay in PDA mode	tMOD_PDA	tM0	OD	tMC	DD	tMC	DD	tMC	DD	tMC	DD		
ODT Timing							1	ı		ı	ı	ı	
Asynchronous RTT turn-on delay (Power- Down with DLL frozen)  Asynchronous RTT turn-off delay (Power-	tAONAS	1.0	9.0	1.0	9.0	1.0	9.0	1.0	9.0	1.0	9.0	ns	
Down with DLL frozen)  RTT dynamic change skew	tAOFAS	0.3	9.0	0.3	9.0	0.3	9.0	0.3	9.0	1.0 0.3	9.0	ns tCK(avg)	
Write Leveling Timing	0.00	0.0	0.7	0.0	0.7	0.0	0.7	0.0	0.7	0.0	0.7	tort(avg)	
First DQS_t/DQS_n rising edge after write	tWLMRD	40	_	40	_	40	_	40	_	40	_	nCK	12
leveling mode is programmed  DQS_t/DQS_n delay after write leveling mode is programmed	tWLDQSEN	25	-	25	-	25	-	25	-	25	-	nCK	12
Write leveling setup time from rising CK_t, CK_c crossing to rising DQS_t/DQS_n crossing	tWLS	0.13	-	0.13	-	0.13	-	0.13	-	0.13	-	tCK(avg)	
Write leveling hold time from rising DQS_// DQS_n crossing to rising CK_t, CK_ crossing	tWLH	0.13	-	0.13	-	0.13	-	0.13	-	0.13	-	tCK(avg)	
Write leveling output delay	tWLO	0	9.5	0	9.5	0	9.5	0	9.5	0	9.5	ns	
Write leveling output error	tWLOE	0	2	0	2	0	2	0	2	0	2	ns	
CA Parity Timing													
Commands not guaranteed to be executed during this time	tPAR_UN- KNOWN	-	PL	-	PL	-	PL	-	PL	-	PL		
Delay from errant command to ALERT_n assertion	tPAR_ALERT _ON	-	PL+6ns	1	PL+6ns	-	PL+6ns	-	PL+6ns	-	PL+6ns		

# **DDR4 SDRAM**


Speed		DDR4	-1600	DDR4	-1866	DDR4	-2133	DDR4	-2400	DDR4	-2666	Helte	NOTE
Parameter	Symbol	MIN	MAX	Units	NOTE								
Pulse width of ALERT_n signal when asserted	tPAR_ALERT _PW	48	96	56	112	64	128	72	144	80	160	nCK	
Time from when Alert is asserted till con- troller must start providing DES commands in Persistent CA parity mode	tPAR_ALERT _RSP	-	43	-	50	-	57	-	64		71	nCK	
Parity Latency	PL	4	1	4	1	4	i	5	i	5	i	nCK	
CRC Error Reporting													
CRC error to ALERT_n latency	tCRC_ALERT	3	13	3	13	3	13	3	13	3	13	ns	
CRC ALERT_n pulse width	CRC_ALERT_ PW	6	10	6	10	6	10	6	10	6	10	nCK	
Geardown timing													
Exit RESET from CKE HIGH to a valid MRS geardown (T2/Reset)	tXPR_GEAR	-	-	-	-	-	-	-	-	ТВ	D		
CKE High Assert to Gear Down Enable time(T2/CKE)	tXS_GEAR	-	-	-	-	-	-	-	-	ТВ	D		
MRS command to Sync pulse time(T3)	tSYNC_GEA R	-	-	-	-	-	-	-	-	TBD	-		27
Sync pulse to First valid command(T4)	tCMD_GEAR	-	-	-	-	-	-	-	-	TB	D		27
Geardown setup time	tGEAR_setup	-	-	-	-	-	-	-	-	2	-	nCK	
Geardown hold time	tGEAR_hold	-	-	-	-	-	-	-	-	2	-	nCK	
tREFI			ı		ı			l.	l.		l .		
	2Gb	160	-	160	-	160	-	160	-	160	-	ns	34
tRFC1 (min)	4Gb	260	-	260	-	260	-	260	-	260	-	ns	34
un er (min)	8Gb	350	-	350	-	350	-	350	-	350	-	ns	34
	16Gb	550	-	550	-	550	-	550	-	550	-	ns	34
	2Gb	110	-	110	-	110	-	110	-	110	-	ns	34
tRFC2 (min)	4Gb	160	-	160	-	160	-	160	-	160	-	ns	34
uvi oz (min)	8Gb	260	-	260	-	260	-	260	-	260	-	ns	34
	16Gb	350	-	350	-	350	-	350	-	350	-	ns	34
	2Gb	90	-	90	-	90	-	90	-	90	-	ns	34
tRFC4 (min)	4Gb	110	-	110	-	110	-	110	-	110	-	ns	34
	8Gb	160	-	160	-	160	-	160	-	160	-	ns	34
	16Gb	260	-	260	-	260	-	260	-	260	-	ns	34

- 1. Start of internal write transaction is defined as follows:
  - For BL8 (Fixed by MRS and on-the-fly): Rising clock edge 4 clock cycles after WL.
  - For BC4 (on-the-fly): Rising clock edge 4 clock cycles after WL.
  - For BC4 (fixed by MRS): Rising clock edge 2 clock cycles after WL.
- 2. A separate timing parameter will cover the delay from write to read when CRC and DM are simultaneously enabled
- 3. Commands requiring a locked DLL are: READ (and RAP) and synchronous ODT commands.
- 4. tWR is defined in ns. for calculation of tWRPDEN it is necessary to round up tWR/tCK to the next integer.
- 5. WR in clock cycles as programmed in MR0.
- 6. tREFI depends on TOPER.
- 7. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operations.
- 8. For these parameters, the DDR4 SDRAM device supports tnPARAM[nCK]=RU{tPARAM[ns]/tCK(avg)[ns]}, which is in clock cycles assuming all input clock jitter specifications are satisfied
- 9. When CRC and DM are both enabled, tWR\_CRC\_DM is used in place of tWR.
- 10. When CRC and DM are both enabled tWTR\_S\_CRC\_DM is used in place of tWTR\_S.
- 11. When CRC and DM are both enabled tWTR\_L\_CRC\_DM is used in place of tWTR\_L.
- 12. The max values are system dependent.
- 13. DQ to DQS total timing per group where the total includes the sum of deterministic and random timing terms for a specified BER. BER spec and measurement method are tbd.
- 14. The deterministic component of the total timing. Measurement method tbd.
- 15. DQ to DQ static offset relative to strobe per group. Measurement method tbd.
- 16. This parameter will be characterized and guaranteed by design.
- 17. When the device is operated with the input clock jitter, this parameter needs to be derated by the actual tjit(per)\_total of the input clock. (output deratings are relative to the SDRAM input clock). Example tbd.
- 18. DRAM DBI mode is off.
- 19. DRAM DBI mode is enabled. Applicable to x8 and x16 DRAM only.
- 20. tQSL describes the instantaneous differential output low pulse width on DQS\_t DQS\_c, as measured from on falling edge to the next consecutive rising edge
- 21. tQSH describes the instantaneous differential output high pulse width on DQS t DQS c, as measured from on falling edge to the next consecutive rising edge
- 22. There is no maximum cycle time limit besides the need to satisfy the refresh interval tREFI
- 23. tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge
- 24. tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge
- 25. Total jitter includes the sum of deterministic and random jitter terms for a specified BER. BER target and measurement method are tbd.
- 26. The deterministic jitter component out of the total jitter. This parameter is characterized and gauranteed by design.
- 27. This parameter has to be even number of clocks
- 28. When CRC and DM are both enabled, tWR\_CRC\_DM is used in place of tWR.
- 29. When CRC and DM are both enabled tWTR\_S\_CRC\_DM is used in place of tWTR\_S.
- 30. When CRC and DM are both enabled tWTR\_L\_CRC\_DM is used in place of tWTR\_L.
- 31. After CKE is registered LOW, CKE signal level shall be maintained below VILDC for tCKE specification ( Low pulse width ).
- 32. After CKE is registered HIGH, CKE signal level shall be maintained above VIHDC for tCKE specification ( HIGH pulse width ).
- 33. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
- 34. Parameters apply from tCK(avg)min to tCK(avg)max at all standard JEDEC clock period values as stated in the Speed Bin Tables.
- 35. This parameter must keep consistency with Speed-Bin Tables
- DDR4-1600 AC timing apply if DRAM operates at lower than 1600 MT/s data rate. UI=tCK(avg).min/2
- 37. applied when DRAM is in DLL ON mode.
- 38. Assume no jitter on input clock signals to the DRAM
- 39. Value is only valid for RZQ/7 RONNOM = 34 ohms
- 40. 1tCK toggle mode with setting MR4:A11 to 0
- 41. 2tCK toggle mode with setting MR4:A11 to 1, which is valid for DDR4-2400/2666 speed grade.
- 42. 1tCK mode with setting MR4:A12 to 0
- 43. 2tCK mode with setting MR4:A12 to 1, which is valid for DDR4-2400/2666 speed grade.
- 44. The maximum read preamble is bounded by tLZ(DQS)min on the left side and tDQSCK(max) on the right side.
- 45. DQ falling signal middle-point of transferring from High to Low to first rising edge of DQS diff-signal cross-point
- 46. last falling edge of DQS diff-signal cross-point to DQ rising signal middle-point of transferring from Low to High
- 47. VrefDQ value must be set to either its midpoint or Vcent\_DQ(midpoint) in order to capture DQ0 or DQL0 low level for entering PDA mode.
- 48. The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZ(DQS)max on the right side.
- 49. Reference level of DQ output signal is specified with a midpoint as a widest part of Output signal eye which should be approximately 0.7 \* VDDQ as a center level of the static single-ended output peak-to-peak swing with a driver impedance of 34 ohms and an effective test load of 50 ohms to VTT = VDDQ.
- 50. For MR7 commands, the minimum delay to a subsequent non-MRS command is 5nCK.




# 18. Physical Dimensions

### 18.1 8Gbx4(4H TSV) based 16Gx72 Module (2 physical ranks / 4 logical ranks)



### 18.1.1 x72 DIMM, populated as 2 physical ranks / 4 logical ranks of x4 DDR4 SDRAMs



The used device is 8G x4(4H TSV) DDR4 SDRAM, FBGA. DDR4 SDRAM Part NO : K4ABG045WB-4 $C^{**}$ 



 $<sup>^{\</sup>star}$  NOTE : Tolerances on all dimensions  $\pm 0.15$  unless otherwise specified.