



LOW VOLTAGE CMOS 16-BIT D-TYPE FLIP-FLOP (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS

- 5V TOLERANT INPUTS AND OUTPUTS
- HIGH SPEED:
 - $f_{MAX} = 150MHz$ (MIN.) at $V_{CC} = 3V$
- POWER DOWN PROTECTION ON INPUTS AND OUTPUTS
- SYMMETRICAL OUTPUT IMPEDANCE: |I_{OH}| = I_{OI} = 24mA (MIN) at V_{CC} = 3V
- PCI BUS LEVELS GUARANTEED AT 24 mA
- BALANCED PROPAGATION DELAYS: t_{PLH} ≅ t_{PHL}
- OPERATING VOLTAGE RANGE:
 V_{CC}(OPR) = 2.0V to 3.6V (1.5V Data Retention)
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 16374
- LATCH-UP PERFORMANCE EXCEEDS 500mA (JESD 17)
- ESD PERFORMANCE: HBM > 2000V (MIL STD 883 method 3015), MM > 200V

DESCRIPTION

The 74LCX16374 is a low voltage CMOS 16 BIT D-TYPE FLIP-FLOP with 3 STATE OUTPUTS NON INVERTING fabricated with sub-micron silicon gate and do ole-layer metal wiring C²MOS technology. It is ideal for low power and high speed 3.3V applications; it can be interfaced to 5V signal provisionment for both inputs and outputs.

These 16 bit D-TYPE flip-flops are controlled by two clock inputs (nCK) and two output enable inputs(nOE). On the positive transition of the (nCK), the nQ outputs will be set to the logic state that were setup at the nD inputs. While the (nOE) input is low, the 8 outputs (nQ) will be in a normal state (high or low logic level) and while high level the outputs will be in a high impedance state.

Any output control does not affect the internal operation of flip flops; that is, the old data can be retained or the new data can be entered even while the outputs are off.

It has same speed performance at 3.3V than 5V AC/ACT family, combined with a lower power consumption.


All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.



ORDER CODES


PACKAGE	LNRE	T & R
TSSOP		74LCX16374TTR

PIN CONNECTION



February 2003 1/10

INPUT AND OUTPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION


PIN No	SYMBOL	NAME AND FUNCTION
1	1OE	3 State Output Enable Input (Active LOW)
2, 3, 5, 6, 8, 9, 11, 12	1Q0 to 1Q7	3-State Outputs
13, 14, 16, 17, 19, 20, 22, 23	2Q0 to 2Q7	3-State Outputs
24	2OE	3 State Output Fnable Input (Active LOW)
25	2CK	Latch Fr able input
36, 35, 33, 32, 30, 29, 27, 26	2D0 to 2D7	De a inputs
47, 46, 44, 43, 41, 40, 38, 37	1D0 to 1£17	Cata Inputs
48	1CK	Latch Enable Input
4, 10, 15, 21 28, 34, 37, 45	GND	Ground (0V)
7 18, 31, 42	V _{CC}	Positive Supply Voltage

TRUTH TABLE


	INPUTS					
ŌĒ	СК	D	Q			
Н	Х	Х	Z			
L	7	X	NO CHANGE*			
L		L	L			
L		Н	Н			

X : Don't Care Z : High Impedance

IEC LOGIC SYME O'LS



LOGIC DIAGRAM



This logic diagram has not to be used to estimate propagation delays

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to +7.0	V
V _I	DC Input Voltage	-0.5 to +7.0	V
Vo	DC Output Voltage (OFF State)	-0.5 to +7.0	V
Vo	DC Output Voltage (High or Low State) (note 1)	-0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current	- 50	mA
I _{OK}	DC Output Diode Curren (no.0 2)	- 50	mA
Io	DC Output Current	± 50	mA
I _{CC}	DC Supply Cu rent per Supply Pin	± 100	mA
I _{GND}	DC Grana Current per Supply Pin	± 100	mA
T _{stg}	Stologe Temperature	-65 to +150	°C
TL	Leau Temperature (10 sec)	300	°C

Absolute: 14 ximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not imp lied

1) Io al solute maximum rating must be observed

2) O < GND

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage (note 1)	2.0 to 3.6	V
V _I	Input Voltage	0 to 5.5	V
Vo	Output Voltage (OFF State)	0 to 5.5	V
Vo	Output Voltage (High or Low State)	0 to V _{CC}	V
I _{OH} , I _{OL}	High or Low Level Output Current (V _{CC} = 3.0 to 3.6V)	± 24	mA
I _{OH} , I _{OL}	High or Low Level Output Current (V _{CC} = 2.7V)	± 12	mA
T _{op}	Operating Temperature	-55 to 125	°C
dt/dv	Input Rise and Fall Time (note 2)	0 to 10	ns/V

¹⁾ Truth Table guaranteed: 1.5V to 3.6V 2) V_{IN} from 0.8V to 2V at V_{CC} = 3.0V

477

DC SPECIFICATIONS

		Те	st Condition					
Symbol	Parameter	v _{cc}		-40 to 85 °C		-55 to 125 °C		Unit
	(V)		Min.	Max.	Min.	Max.		
V _{IH}	High Level Input Voltage	2.7 to 3.6		2.0		2.0		V
V_{IL}	Low Level Input Voltage	2.7 10 3.0			0.8		0.8	V
V_{OH}	High Level Output	2.7 to 3.6	I _O =-100 μA	V _{CC} -0.2		V _{CC} -0.2		
	Voltage	2.7	I _O =-12 mA	2.2		2.2		V
		2.0	I _O =-18 mA	2.4		2.4	1.0	V
		3.0	I _O =-24 mA	2.2		2.2	7/1	P۱
V _{OL}	Low Level Output	2.7 to 3.6	I _O =100 μA		0.2		0.2	
	Voltage	2.7	I _O =12 mA		0.4		0.4	V
		3.0	I _O =16 mA		0.4	0-	0.4	V
		3.0	I _O =24 mA		0.55		0.55	
I _I	Input Leakage Current	2.7 to 3.6	$V_1 = 0 \text{ to } 5.5V$	i o'i	± 5		± 5	μΑ
l _{off}	Power Off Leakage Current	0	V_{I} or $V_{O} = 5.5V$	2/0	10		10	μΑ
I _{OZ}	High Impedance Output Leakage Current	2.7 to 3.6	$V_{I} = V_{i,H} $		± 5		± 5	μΑ
I _{CC}	Quiescent Supply	2.7 to 2.6	$V_I = V_{CC}$ or GND		20		20	^
	Current	2.7 10 3.6	$V_1 = V_{CC}$ of GND $V_2 = 3.6$ to 5.5V		± 20		± 20	μΑ
ΔI_{CC}	I _{CC} incr. per Input		$V_{IH} = V_{CC} - 0.6V$		500		500	μΑ

DYNAMIC SWITCHING CHARACTERISTICS

Symbol Parameter		Tes	Test Condition			Value		
		v _{cc}		٦	Γ _A = 25 °C	;	Unit	
		(V)		Min.	Тур.	Max.		
VOLP	Dynamic Low Level Quiet	3.3	C _L = 50pF		0.8		V	
V _{OLV}	Output (note 1)	3.3	$V_{IL} = 0V, V_{IH} = 3.3V$		-0.8		V	

¹⁾ Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is measured in the LOW state.

AC ELECTRICAL CHARACTERISTICS

		Tes	t Cond	ition		Value					
Symbol	Parameter	v _{cc}	CL	R _L	$t_s = t_r$	-40 to	85 °C	-55 to	125 °C	Unit	
		(V)	(pF)	(Ω)	(ns)	Min.	Max.	Min.	Max.		
t _{PLH} t _{PHL}	Propagation Delay	2.7	50	500	2.5	1.5	6.5	1.5	6.5	ns	
	Time	3.0 to 3.6	30	300	2.5	1.5	6.2	1.5	6.2	115	
t _{PZL} t _{PZH}	Output Enable Time	2.7				1.5	6.3	1.5	6.3		
	to HIGH and LOW level	3.0 to 3.6	6 50	500	2.5	1.5	6.1	1.5	6.1	ns	
t _{PLZ} t _{PHZ}	Output Disable Time	2.7				1.5	6.2	1.5	6.2		
	from HIGH and LOW level	3.0 to 3.6	50	500	2.5	1.5	6.0	1.5	6.0	ns	
t _S	Set-Up Time, HIGH	2.7				2.5		2.5			
	or LOW level (Dn to CK)	3.0 to 3.6	50	50 500	500	500 2.5	2.5		2.5	00	ns
t _h	Hold Time, HIGH or	2.7				1.5		1.5			
	LOW level (Dn to CK)	3.0 to 3.6	50	500	2.5	1.5	01	1.5		ns	
t _W	CK Pulse Width,	2.7	50	500	2.5	3.0		3.0		ns	
	HIGH or LOW	3.0 to 3.6	30	300	2.5	30		3.0		115	
f _{MAX}	Clock Pulse Frequency	3.0 to 3.6	50	500	2.5	170		150		MHz	
t _{OSLH} t _{OSHL}	Output To Output Skew Time (note1, 2)	3.0 to 3.6	50	500	2.5		1.0		1.0	ns	


¹⁾ Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW (toseh = | teh = |

CAPACITIVE CHARACTERISTICS

	000	Tes	st Condition		Value		
Symbol	Symbol Parameter			٦	Γ _A = 25 °C	•	Unit
	46	(V)		Min.	Тур.	Max.	
C _{IN}	I put Capacitance	3.3	$V_{IN} = 0$ to V_{CC}		7		pF
CC, IL	Output Capacitance	3.3	$V_{IN} = 0$ to V_{CC}		8		pF
C _{PD}	Power Dissipation Capacitance (note 1)	3.3	$f_{IN} = 10MHz$ $V_{IN} = 0 \text{ or } V_{CC}$		20		pF

¹⁾ C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. $I_{CC(opr)} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}/16$ (per circuit)


TEST CIRCUIT



	TEST		SWITCH
t _{PLH} , t _{PHL}		48	Open
t _{PZL} , t _{PLZ}		18,	6V
t _{PZH} , t _{PHZ}		c0'	GND


 C_L = 50 pF or equivalent (includes jig and probe capacitance) R_L = R1 = 500 Ω or equivalent R_T = Z_{OUT} of pulse generator (typically 50 Ω)

WAVEFORM 1: PROPAGATION DELAYS, SETUP AND HOLD TIMES, MAXIMUM CLOCK FREQUENCY (f=1MHz; 50% duty cycle)




47/ 6/10

WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)




WAVEFORM 3 : PULSE W'D TH (f=1MHz; 50% duty cycle)



TSSOP48 MECHANICAL DATA


DIM		mm.		inch			
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.	
А			1.2			0.047	
A1	0.05		0.15	0.002		0.006	
A2		0.9			0.035		
b	0.17		0.27	0.0067		0.011	
С	0.09		0.20	0.0035	AU	0.0079	
D	12.4		12.6	0.488	1000	0.496	
E		8.1 BSC			0.318 BSC		
E1	6.0		6.2	0 255		0.244	
е		0.5 BSC	5	0,	0.0197 BSC		
К	0°		8°	0°		8°	
L	0.50	16	0.75	0.020		0.030	



9/10

Tape & Reel TSSOP48 MECHANICAL DATA

DIM	mm.				inch	
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А			330			12.992
С	12.8		13.2	0.504		0.519
D	20.2			0.795		
N	60			2.362		
Т			30.4			1.197
Ao	8.7		8.9	0.343	AU!	0.350
Во	13.1		13.3	0.516	1100	0.524
Ko	1.5		1.7	0.059		0.067
Ро	3.9		4.1	0.122		0.161
Р	11.9		12.1	0.468		0.476





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com

47/ 10/10