# **Document Title**

1M x16 bit Super Low Power and Low Voltage Full CMOS Static RAM

# **Revision History**

| Revision No. | <u>History</u>   | <b>Draft Date</b>  | Remark      |
|--------------|--|--------------------|-------------|
| 0.0          | Initial draft  | September 11, 2001 | Preliminary |
| 1.0          | Finalize - added 45ns product - changed ICC1 : 3mA to 2mA - changed ICC2 : 38mA to 30mA for 55ns product 30mA to 25mA for 70ns product | January 4, 2002    | Final       |
| 1.1          | Revise - Deleted 45ns product  | September 11, 2002 | Final       |

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



# 1M x 16 bit Super Low Power and Low Voltage Full CMOS Static RAM

#### **FEATURES**

Process Technology: Full CMOS

• Organization: 1M x16

Power Supply Voltage: 2.7~3.3VLow Data Retention Voltage: 1.5V(Min)

• Three State Outputs

• Package Type: 48-TBGA-7.50x9.50

### **GENERAL DESCRIPTION**


The K6F1616U6A families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial operating temperature ranges and have chip scale package for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

#### **PRODUCT FAMILY**

|                |                       |           |                        | Power Di          | ssipation             |                   |
|----------------|-----------------------|-----------|------------------------|-------------------|-----------------------|-------------------|
| Product Family | Operating Temperature | Vcc Range | Vcc Range Speed        |                   | Operating (Icc1, Max) | PKG Type          |
| K6F1616U6A-F   | Industrial(-40~85°C)  | 2.7~3.3V  | 55 <sup>1)</sup> /70ns | 1μA <sup>2)</sup> | 2mA                   | 48-TBGA-7.50x9.50 |

- 1. The parameter is measured with 30pF test load.
- 2. Typical values are measured at Vcc=3.0V, TA=25°C and not 100% tested.


#### PIN DESCRIPTION



48-TBGA: Top View (Ball Down)

| Name                              | Function            | Name | Function            |
|-----------------------------------|---------------------|------|---------------------|
| CS <sub>1</sub> , CS <sub>2</sub> | Chip Select Inputs  | Vcc  | Power               |
| ŌE                                | Output Enable Input | Vss  | Ground              |
| WE                                | Write Enable Input  | UB   | Upper Byte(I/O9~16) |
| A0~A19                            | Address Inputs      | LB   | Lower Byte(I/O1~8)  |
| I/O1~I/O16                        | Data Inputs/Outputs | DNU  | Do Not Use          |

#### **FUNCTIONAL BLOCK DIAGRAM**



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



### **PRODUCT LIST**

| Industrial Temperature Products(-40~85°C) |                     |  |  |  |  |
|---|---------------------|--|--|--|--|
| Part Name                                 | Function            |  |  |  |  |
| K6F1616U6A-EF55                           | 48-TBGA, 55ns, 3.0V |  |  |  |  |
| K6F1616U6A-EF70                           | 48-TBGA, 70ns, 3.0V |  |  |  |  |

### **FUNCTIONAL DESCRIPTION**

| CS <sub>1</sub> | CS <sub>2</sub> | OE              | WE              | LB              | UB              | I/O1~8 | I/O <sub>9~16</sub> | Mode             | Power   |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|--------|---------------------|------------------|---------|
| Н               | X <sup>1)</sup> | High-Z | High-Z              | Deselected       | Standby |
| X <sup>1)</sup> | L               | X <sup>1)</sup> | X <sup>1)</sup> | X <sup>1)</sup> | X <sup>1)</sup> | High-Z | High-Z              | Deselected       | Standby |
| X <sup>1)</sup> | X <sup>1)</sup> | X <sup>1)</sup> | X <sup>1)</sup> | Н               | Н               | High-Z | High-Z              | Deselected       | Standby |
| L               | Н               | Н               | Н               | L               | X <sup>1)</sup> | High-Z | High-Z              | Output Disabled  | Active  |
| L               | Н               | Н               | Н               | X <sup>1)</sup> | L               | High-Z | High-Z              | Output Disabled  | Active  |
| L               | Н               | L               | Н               | L               | Н               | Dout   | High-Z              | Lower Byte Read  | Active  |
| L               | Н               | L               | Н               | Н               | L               | High-Z | Dout                | Upper Byte Read  | Active  |
| L               | Н               | L               | Н               | L               | L               | Dout   | Dout                | Word Read        | Active  |
| L               | Н               | X <sup>1)</sup> | L               | L               | Н               | Din    | High-Z              | Lower Byte Write | Active  |
| L               | Н               | X <sup>1)</sup> | L               | Н               | L               | High-Z | Din                 | Upper Byte Write | Active  |
| L               | Н               | X <sup>1)</sup> | L               | L               | L               | Din    | Din                 | Word Write       | Active  |

<sup>1.</sup> X means don't care. (Must be low or high state)

# **ABSOLUTE MAXIMUM RATINGS**(1)

| Item                                  | Symbol   | Ratings                     | Unit |
|---------------------------------------|----------|-----------------------------|------|
| Voltage on any pin relative to Vss    | Vin,Vout | -0.2 to Vcc+0.3V(Max. 3.6V) | V    |
| Voltage on Vcc supply relative to Vss | Vcc      | -0.2 to 3.6                 | V    |
| Power Dissipation                     | Pb       | 1.0                         | W    |
| Storage temperature                   | Тѕтс     | -65 to 150                  | °C   |
| Operating Temperature                 | TA       | -40 to 85                   | °C   |

<sup>1.</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended period may affect reliability.



### **RECOMMENDED DC OPERATING CONDITIONS**(1)

| Item               | Symbol | Min                | Тур | Max                   | Unit |
|--------------------|--------|--------------------|-----|-----------------------|------|
| Supply voltage     | Vcc    | 2.7                | 3.0 | 3.3                   | V    |
| Ground             | Vss    | 0                  | 0   | 0                     | V    |
| Input high voltage | VIH    | 2.2                | -   | Vcc+0.3 <sup>2)</sup> | V    |
| Input low voltage  | VIL    | -0.3 <sup>3)</sup> | -   | 0.6                   | V    |

#### Note:

- 1. T<sub>A</sub>=-40 to 85°C, otherwise specified
- 2. Overshoot: Vcc+2.0V in case of pulse width ≤20ns.
- 3. Undershoot: -2.0V in case of pulse width ≤20ns.
- 4. Overshoot and Undershoot are sampled, not 100% tested.

## CAPACITANCE<sup>1)</sup> (f=1MHz, TA=25°C)

| Item                     | Symbol | Test Condition | Min | Max | Unit |
|--------------------------|--------|----------------|-----|-----|------|
| Input capacitance        | CIN    | VIN=0V         | -   | 8   | pF   |
| Input/Output capacitance | Сю     | VIO=0V         | -   | 10  | pF   |

<sup>1.</sup> Capacitance is sampled, not 100% tested

#### DC AND OPERATING CHARACTERISTICS

| Item                      | Symbol | Test Conditions   |  | Min | Typ <sup>1)</sup> | Max | Unit |
|---------------------------|--------|---|--|-----|-------------------|-----|------|
| Input leakage current     | lu     | VIN=Vss to Vcc  |  | -1  | -                 | 1   | μΑ   |
| Output leakage current    | ILO    | CS <sub>1</sub> =VIH or CS <sub>2</sub> =VIL or OE=VIH or WE=VIL or LB=UEVIC=VIS to VCC                     | CS1=VIH or CS2=VIL or OE=VIH or WE=VIL or LB=UB=VIH, |     |                   | 1   | μА   |
| A                         | Icc1   | Cycle time=1μs, 100%duty, Iιο=0mA, CS1≤0.2V, LB≤0.2V or/and UB≤0.2V, CS2≥Vcc-0.2V, Vιν≤0.2V or Vιν≥Vcc-0.2V |  | -   | -                 | 2   | mA   |
| Average operating current | ICC2   | Cycle time=Min, Io=0mA, 100% duty, $\overline{\text{CS}}_1$ =VIL, 70n                                       |  |     | -                 | 25  | mA   |
|                           |        | CS2=VIH, LB=VIL or/and UB=VIL, VIN=VIL or VIH 55n   |  | -   | -                 | 30  | IIIA |
| Output low voltage        | Vol    | IOL = 2.1mA   |  | -   | -                 | 0.4 | V    |
| Output high voltage       | Voн    | IOH = -1.0mA  | IOH = -1.0mA   |     | -                 | -   | V    |
| Standby Current (CMOS)    | ISB1   | Other input =0~Vcc<br>1) CS1≥Vcc-0.2V, CS2≥Vcc-0.2V(CS1 controlled) or<br>2) 0V≤CS2≤0.2V(CS2 controlled)    |  | -   | 1.0               | 20  | μΑ   |


<sup>1.</sup> Typical values are measured at Vcc=3.0V, Ta=25  $^{\circ}$ C and not 100% tested.



### **AC OPERATING CONDITIONS**

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.4 to 2.2V
Input rising and falling time: 5ns
Input and output reference voltage:1.5V
Output load(see right): CL=100pF+1TTL
CL=30pF+1TTL



- 1. Including scope and jig capacitance
- 2.  $R_1=3070\Omega$ ,  $R_2=3150\Omega$
- 3. Vтм =2.8V

### AC CHARACTERISTICS ( Vcc=2.7~3.3V, Industrial product:TA=-40 to 85°C )

|       | Parameter List                  | Symbol     | 55  | ins | 70  | ns  | Units |
|-------|---------------------------------|------------|-----|-----|-----|-----|-------|
|       |                                 |            | Min | Max | Min | Max |       |
|       | Read cycle time                 | trc        | 55  | -   | 70  | -   | ns    |
|       | Address access time             | tAA        | -   | 55  | -   | 70  | ns    |
|       | Chip select to output           | tco1, tco2 | -   | 55  | -   | 70  | ns    |
|       | Output enable to valid output   | toE        | -   | 25  | -   | 35  | ns    |
|       | UB, LB valid to data output     | tBA        | -   | 55  | -   | 70  | ns    |
| Read  | Chip select to low-Z output     | tLZ1, tLZ2 | 10  | -   | 10  | -   | ns    |
| rcad  | UB, LB enable to low-Z output   | tBLZ       | 10  | -   | 10  | -   | ns    |
|       | Output enable to low-Z output   | toLZ       | 5   | -   | 5   | -   | ns    |
|       | Chip disable to high-Z output   | tHZ1, tHZ2 | 0   | 20  | 0   | 25  | ns    |
|       | UB, LB disable to high-Z output | tBHZ       | 0   | 20  | 0   | 25  | ns    |
|       | Output disable to high-Z output | tonz       | 0   | 20  | 0   | 25  | ns    |
|       | Output hold from address change | tон        | 10  | -   | 10  | -   | ns    |
|       | Write cycle time                | twc        | 55  | -   | 70  | -   | ns    |
|       | Chip select to end of write     | tcw1, tcw2 | 45  | -   | 60  | -   | ns    |
|       | Address set-up time             | tas        | 0   | -   | 0   | -   | ns    |
|       | Address valid to end of write   | taw        | 45  | -   | 60  | -   | ns    |
|       | UB, LB Valid to End of Write    | tBW        | 45  | -   | 60  | -   | ns    |
| Write | Write pulse width               | twp        | 40  | -   | 50  | -   | ns    |
|       | Write recovery time             | twr        | 0   | -   | 0   | -   | ns    |
|       | Write to output high-Z          | twHz       | 0   | 20  | 0   | 20  | ns    |
|       | Data to write time overlap      | tow        | 25  | -   | 30  | -   | ns    |
|       | Data hold from write time       | tDH        | 0   | -   | 0   | -   | ns    |
|       | End write to output low-Z       | tow        | 5   | -   | 5   | -   | ns    |

#### **DATA RETENTION CHARACTERISTICS**

| Item                       | Symbol | Test Condition                               | Min | Тур   | Max | Unit |
|----------------------------|--------|--|-----|-------|-----|------|
| Vcc for data retention     | VDR    | <del>CS</del> 1≥Vcc-0.2V¹), VIN≥0V           | 1.5 | -     | 3.3 | V    |
| Data retention current     | IDR    | Vcc=1.5V, <del>CS</del> 1≥Vcc-0.2V1), VIN≥0V | -   | 1.02) | 8   | μΑ   |
| Data retention set-up time | tSDR   | See data retention waveform                  | 0   |       | -   | ns   |
| Recovery time              | tRDR   | See data retention waveronn                  | tRC | -     | -   | 115  |

<sup>1. 1)</sup>  $\overline{CS}_1 \ge Vcc$ -0.2V,  $CS_2 \ge Vcc$ -0.2V( $\overline{CS}_1$  controlled) or


<sup>2.</sup> Typical value is measured at Ta=25°C and not 100% tested.




<sup>2)</sup>  $0 \le CS_2 \le 0.2V(CS_2 \text{ controlled})$ 

#### **TIMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS}_1 = \overline{OE} = V_{IL}$ ,  $CS_2 = \overline{WE} = V_{IH}$ ,  $\overline{UB}$  or/and  $\overline{LB} = V_{IL}$ )



### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




#### NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.




# TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)



## TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)




#### TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)




#### NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(twp) of low  $\overline{CS}1$  and low  $\overline{WE}$ . A write begins when  $\overline{CS}1$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or  $\overline{LB}$  for single byte operation or simultaneously asserting  $\overline{UB}$  and  $\overline{LB}$  for double byte operation. A write ends at the earliest transition when  $\overline{CS}1$  goes high and  $\overline{WE}$  goes high. The twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the  $\overline{\text{CS}}$ 1 going low to the end of write.
- 3. tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end of write to the address change, twn is applied in case a write ends with  $\overline{\text{CS}}1$  or  $\overline{\text{WE}}$  going high.

#### **DATA RETENTION WAVE FORM**









### **PACKAGE DIMENSION**

Unit: millimeters


### 48 BALL TAPE BALL GRID ARRAY(0.75mm ball pitch)





Side View





Detail A

| <b>↓</b> |          |   |
|----------|----------|---|
| Ш        | <u>п</u> |   |
| <b>★</b> | <b>↑</b> |   |
| ı        | Ų        | C |

|    | Min  | Тур  | Max  |
|----|------|------|------|
| Α  | -    | 0.75 | -    |
| В  | 7.40 | 7.50 | 7.60 |
| B1 | -    | 3.75 | -    |
| С  | 9.40 | 9.50 | 9.60 |
| C1 | -    | 5.25 | -    |
| D  | 0.40 | 0.45 | 0.50 |
| Е  | 0.80 | 0.90 | 1.00 |
| E1 | -    | 0.55 | -    |
| E2 | 0.30 | 0.35 | 0.40 |
| Υ  | -    | -    | 0.08 |

#### Notes.

- 1. Bump counts: 48(8 row x 6 column)
- 2. Bump pitch:  $(x,y)=(0.75 \times 0.75)(typ.)$
- 3. All tolerence are  $\pm 0.050$  unless otherwise specified.
- 4. Typ: Typical
- 5. Y is coplanarity: 0.08(Max)

