K6R1016C1D-C/D-I/D-P

Document Title

64Kx16 Bit High-Speed CMOS Static RAM(5.0V Operating). Operated at Commercial and Industrial Temperature Ranges.

Revision History

Rev. No.	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0	Initial release with Preliminary.	June. 8. 2001	Preliminary
Rev. 0.1	Page 4, DC operation condition modify	June. 16. 2001	
Rev. 0.2	Current modify	September, 9, 2001	

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



64K x 16 Bit High-Speed CMOS Static RAM

FEATURES

• Fast Access Time 10,12,15(Max.)

Power Dissipation

Standby (TTL) : 20mA(Max.) (CMOS) : 5mA(Max.)

Operating K6R1016C1D-10:65mA(Max.) K6R1016C1D-12:55mA(Max.) K6R1016C1D-15:45mA(Max.)

- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- 2V Minimum Data Retention (Idr = 1.5mA)
- Center Power/Ground Pin Configuration
- Standard Pin Configuration:

K6R1016C1D-J: 44-SOJ-400 K6R1016C1D-T: 44-TSOP2-400BF


K6R1016V1D-F: 48-TBGA (6.0mm X 7.0mm)

with 0.75 ball pitch

GENERAL DESCRIPTION

The K6R1016C1D is a 1,048,576-bit high-speed Static Random Access Memory organized as 65,536 words by 16 bits. The K6R1016C1D uses 16 common input and output lines and has at output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control (UB, LB). The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1016C1D is packaged in a 400mil 44-pin plastic SOJ or TSOP2 forward or 48-TBGA.

FUNCTIONAL BLOCK DIAGRAM



ORDERING INFORMATION


K6R1016C1D-C10/C12/C15	Commercial Temp.
K6R1016C1D-I10/I12/I15	Industrial Temp.


PIN FUNCTION

Pin Name	Pin Function
A0 - A15	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
LB	Lower-byte Control(I/O 1~I/O 8)
ŪB	Upper-byte Control(I/O 9~I/O 16)
I/O1 ~ I/O16	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection



PIN CONFIGURATION (TOP VIEW)





48-TBGA (Top View)

ABSOLUTE MAXIMUM RATINGS*

Parame	eter	Symbol	Rating	Unit
Voltage on Any Pin Relative	to Vss	VIN, VOUT	-0.5 to VCC+0.5	V
Voltage on Vcc Supply Relat	ive to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation		Pd	1	W
Storage Temperature	Storage Temperature		-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
	Industrial	TA	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*(TA= to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.2	-	Vcc+0.5***	V
Input Low Voltage	VIL	-0.5**	-	0.8	V

^{*} The above parameters are also guaranteed at industrial temperature range.



^{**} $V_{IL}(Min) = -2.0V \text{ a.c}(Pulse Width } \le 8ns) \text{ for } I \le 20 \text{ mA}.$

^{***} $V_{IH}(Max) = V_{CC} + 2.0V$ a.c(Pulse Width $\leq 8ns$) for $I \leq 20mA$.

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	I⊔	VIN=VSSto VCC		-2	2	μΑ
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT=Vss to Vcc			2	μА
	Icc	Min. Cycle, 100% Duty	10ns	-	65	
Operating Current		CS=VIL, VIN= VIH or VIL, IOUT=0mA		-	55	mA
			15ns	-	45	
	ISB	Min. Cycle, CS=VIH		-	20	
Standby Current	ISB1	f=0MHz, CS ≥Vcc-0.2V, VIN≥Vcc-0.2V or V IN ≤0.2V		-	5	mA
Output Low Voltage Level	Vol	IoL=8mA		-	0.4	V
Output High Voltage Level	Voн	IOH=-4mA		2.4	-	V
Output riigii voitage Level	VOH1**	IOH1=-0.1mA		-	3.95	V

^{*} The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	C1/0	VI/O=0V	-	8	pF
Input Capacitance	CIN	Vı n =0V	-	6	pF

^{*} Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS (TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.) **TEST CONDITIONS***

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

^{*} The above test conditions are also applied at industrial temperature range.

Output Loads(A)

Output Loads(B) for thz, tLZ, tWHZ, tOW, tOLZ & tOHZ





^{**} Vcc=5.0V±5%, Temp.=25°C

^{*} Capacitive Load consists of all components of the test environment.

^{*} Including Scope and Jig Capacitance

READ CYCLE*

Parameter	Symbol	K6R101	6C1C-10	K6R1016C1C-12		K6R1016C1C-15		Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	10	-	12	-	15	-	ns
Address Access Time	tAA	-	10	-	12	-	15	ns
Chip Select to Output	tco	-	10	-	12	-	15	ns
Output Enable to Valid Output	tOE	-	5	-	6	-	7	ns
UB, LB Access Time	tBA	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	tız	3	-	3	-	3	-	ns
UB, LB Enable to Low-Z Output	tBLZ	0	-	0	-	0	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	-	7	ns
Output Disable to High-Z Output	tonz	0	5	0	6	-	7	ns
UB, LB Disable to High-Z Output	tBHZ	0	5	0	6	-	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	10	-	12	-	15	ns

^{*} The above parameters are also guaranteed at industrial temperature range.


WRITE CYCLE*

Parameter	Symbol	K6R1016C1C-10		K6R1016C1C-12		K6R1016C1C-15		Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Oiiit
Write Cycle Time	twc	10	-	12	-	15	-	ns
Chip Select to End of Write	tcw	7	-	8	-	9	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	7	-	8	-	9	-	ns
Write Pulse Width(OE High)	tWP	7	-	8	-	9	-	ns
Write Pulse Width(OE Low)	tWP1	10	-	12	-	15	-	ns
UB, LB Valid to End of Write	tBW	7	-	8	-	9	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	tWHZ	0	5	0	6	0	7	ns
Data to Write Time Overlap	tDW	5	-	6	-	7	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

 $[\]ensuremath{^{\star}}$ The above parameters are also guaranteed at industrial temperature range.


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS} = \overline{OE} = VlL$, $\overline{WE} = VlH$, \overline{UB} , $\overline{LB} = VlL$






TIMING WAVEFORM OF READ CYCLE(2) (WE=ViH)



NOTES(READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoI levels.
- At any given temperature and voltage condition, t_{HZ}(Max.) is less than Lz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=V IL.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE=Clock)







TIMING WAVEFORM OF WRITE CYCLE(2) (OE =Low fixed)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.

 2. A write occurs during the overlap of a low \overline{CS} , \overline{WE} , \overline{LB} and \overline{UB} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low; A write ends at the earliest transition $\overline{\text{CS}}$ going high or $\overline{\text{WE}}$ going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of \overline{CS} going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

 8. If \overline{CS} goes low simultaneously with \overline{WE} going or after \overline{WE} going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When \overline{CS} is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

cs	WE	OE.	LB	UB	Mada	I/O	I/O Pin	
CS	VV E	OL.	LB	UB	Mode	I/O1~I/O8	I/O9~I/O16	Supply Current
Н	Х	X*	Х	Х	Not Select	High-Z	High-Z	ISB, ISB1
L	Н	I	Х	Х	Output Disable	High-Z	High-Z	Icc
L	Х	Х	I	Н				
L	Н	L	L	Н	Read	Dout	High-Z	Icc
			I	L		High-Z	Dout	
			L	L		Dout	Dout	
L	L	Х	L	Н	Write	DIN	High-Z	Icc
			I	L		High-Z	DIN	
			L	L		DIN	DIN	

^{*} X means Don't Care.




DATA RETENTION CHARACTERISTICS*(TA=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Vcc for Data Retention	VDR	CS ≥Vcc-0.2V	2.0	-	5.5	V
Data Retention Current	IDR	Vcc=3.0V, CS ≥Vcc-0.2V VIN≥Vcc-0.2V or VIN≤0.2V	-	-	2	mA
		Vcc=2.0V, CS ≥Vcc-0.2V VIN≥Vcc-0.2V or VIN≤0.2V	-	-	1.5	
Data Retention Set-Up Time	tsdr	See Data Retention	0	-	-	ns
Recovery Time	me trdr Wave		5	-	-	ms

^{*} The above parameters are also guaranteed at industrial temperature range. Data Retention Characteristic is for L-ver only.

DATA RETENTION WAVE FORM


CS controlled




PACKAGE DIMENSIONS

Units:millimeters/Inches

44-SOJ-400









PACKAGE DIMENSION


Unit: millimeters

48 TAPE BALL GRID ARRAY(0.75mm ball pitch)






Side View



	Min	Тур	Max
Α	-	0.75	-
В	5.90	6.00	6.10
B1	-	3.75	-
С	6.90	7.00	7.10
C1	-	5.25	-
D	0.40	0.45	0.50
E	0.80	0.90	1.00
E1	-	0.55	i
E2	0.30	0.35	0.40
Y	-	-	0.08





Notes.

- 1. Bump counts: 48(8 row x 6 column)
- 2. Bump pitch: $(x,y)=(0.75 \times 0.75)(typ.)$
- 3. All tolerence are +/-0.050 unless otherwise specified.
- 4. Typ: Typical
- 5. Y is coplanarity: 0.08(Max)

