# 4Mx32 SDRAM E-die TSOP

Revision 1.0 May. 2003



# **Revision History**

**Revision 1.0 (May 14. 2003)** 

• First spec release.



# 1M x 32Bit x 4 Banks SDRAM in 86TSOP2

#### **FEATURES**


- •. 3.3V power supply
- · LVTTL compatible with multiplexed address
- · Four banks operation
- · MRS cycle with address key programs
  - -. CAS latency (2 & 3)
  - -. Burst length (1, 2, 4, 8 & Full page)
  - -. Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- •. Burst read single-bit write operation
- · DQM for masking
- . Auto & self refresh
- •. 64ms refresh period (4K cycle).
- •. 86TSOP2.

#### **GENERAL DESCRIPTION**

The K4S283232E is 134,217,728 bits synchronous high data rate Dynamic RAM organized as  $4 \times 1,048,576$  words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth and high performance memory system applications.

#### ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
K4S283232E-TC/L60	166MHz(CL=3)		
K4S283232E-TC/L75	133MHz(CL=3)	LVTTL	86TSOP2
K4S283232E-TC/L1L	100MHz(CL=3)		







Rev. 1.0 May. 2003

# **PIN CONFIGURATION** (Top view)

	Г			1	
VDD	П	1 0	86	Ь	Vss
DQ0	a	2	85	6	DQ15
VDDQ		3		E	VssQ
DQ1		4			DQ14
				Е	
DQ2		5	82	þ	DQ13
Vssq		6	81	Þ	
DQ3		7		þ	DQ12
DQ4		8	79	7	
Vddq		9	78	þ	
DQ5		10	77	þ	DQ10
DQ6	ㅁ	11	76	þ	DQ9
Vssq	П	12	75	þ	VDDQ
DQ7	П	13	74	b	DQ8
N.C	П	14	73	Ь	N.C
VDD	Ц	15		Ь	
DQM0	П	16		b	DQM1
WE	П	17	70		N.C
CAS	٦	18	69	F	N.C
RAS	а	19		6	
CS	a	20	67	6	CKE
A11		21		6	
BA0		22			A9 A8
BA1		23			
		-	-	E	A7
A10/AP	9	24		E	A6
A0		25	-	2	A5
A1		26	61	P	A4
A2	П	27		þ	А3
DQM2	9	28	59	Þ	DQM3
VDD	П	29		þ	
N.C	П	30	57	þ	N.C
DQ16	ㅁ	31	56	þ	DQ31
Vssq	П	32	55	þ	VDDQ
DQ17	П	33	54	b	DQ30
DQ18	П	34		Ь	DQ29
VDDQ	П	35		Ь	Vssq
DQ19	П	36	51	b	DQ28
DQ20		37	50		DQ27
Vssq	П	38		6	VDDQ
DQ21	a	39		Б	DQ26
DQ21	a	40		E	DQ25
VDDQ	ä	41		Б	Vssq
			. •		
DQ23		42	45	E	DQ24
Vdd	П	43	44	P	Vss
	L			ı	

86Pin TSOP (II) (400mil x 875mil) (0.5 mm Pin pitch)



# PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
CS	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A11	Address	Row/column addresses are multiplexed on the same pins. Row address : RAo ~ RA11, Column address : CAo ~ CA7
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQM	Data input/output mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~ 31	Data input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.



#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ <b>+</b> 150	°C
Power dissipation	PD	1	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

#### DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to  $70^{\circ}C$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	VDD	3.0	3.3	3.6	V	
Supply voltage	VDDQ	3.0	3.3	3.6	V	
Input logic high voltage	Vih	2.0	3.0	VDD+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Voн	2.4	-	-	V	Iон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IoL = 2mA
Input leakage current	ILI	-10	-	10	uA	3

**Note:** 1. VIH (max) = 5.6V AC. The overshoot voltage duration is  $\leq 3$ ns.

- 2. VIL (min) = -2.0V AC. The undershoot voltage duration is  $\leq$  3ns.
- 3. Any input 0V  $\leq$  VIN  $\leq$  VDDQ.

Input leakage currents include HI-Z output leakage for all bi-directional buffers with tri-state outputs.

4. Dout is disabled, 0V ≤ VouT ≤ VDDQ.

#### **CAPACITANCE** (VDD = 3.3V, TA = $23^{\circ}C$ , f = 1MHz, VREF = $0.9V \pm 50 \text{ mV}$ )

Pin	Symbol	Min	Max	Unit	Note
Clock	Ссік	1	4.0	pF	
RAS, CAS, WE, CS, CKE, DQM0~ DQM3	CIN	1	4.0	pF	
Address(Ao ~ A11, BAo ~ BA1)	Cadd	-	4.0	pF	
DQ0 ~ DQ31	Соит	-	6.0	pF	



# **DC CHARACTERISTICS**

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to  $70^{\circ}$ C)

Parameter	Symbol	Test Conditio	n	,	/ersio	า	Unit	Note
Farameter	Symbol	lest Conditio	11	-60	-75	-1L	Oill	Note
Operating Current (One Bank Active)	ICC1	Burst length = 1 tRc ≥ tRc(min) lo = 0 mA	110	95	90	mA	1	
Precharge Standby Current	Icc2P	CKE ≤ VIL(max), tcc = 10ns			1		mA	
in power-down mode	Icc2PS	CKE & CLK $\leq$ VIL(max), tcc = $\infty$			1		ША	
Precharge Standby Current	Icc2N	$\label{eq:cke} \begin{split} \text{CKE} &\geq \text{ViH(min)}, \ \overline{\text{CS}} \geq \text{ViH(min)}, \\ \text{Input signals are changed one t} \end{split}$		12		A		
in non power-down mode	Icc2NS	CKE ≥ VIH(min), CLK ≤ VIL(max Input signals are stable	7			mA		
Active Standby Current	ІссзР	CKE ≤ VIL(max), tcc = 10ns		4		mA		
in power-down mode	Icc3PS	CKE & CLK ≤ VIL(max), tcc = ∞	4			ША		
Active Standby Current in non power-down mode	Icc3N	$\label{eq:cke} \begin{split} \text{CKE} &\geq \text{ViH(min)}, \ \overline{\text{CS}} \geq \text{ViH(min)}, \\ \text{Input signals are changed one t} \end{split}$		25			mA	
(One Bank Active)	Icc3NS	CKE ≥ VIH(min), CLK ≤ VIL(max Input signals are stable		25		mA		
Operating Current (Burst Mode)	ICC4	Io = 0 mA Page burst 4Banks Activated tccp = 2CLKs	Page burst 4Banks Activated				mA	1
Refresh Current	ICC5	tRC ≥ tRC(min)		200	180	150	mA	2
Self Refresh Current	ICC6	CKE < 0.2V	С	2			mA	
Con Remedia Current	1000	ORE = 0.2 v	L	800	800	800	uA	


#### Notes:

- 1. Measured with outputs open.
- 2. Refresh period is 64ms.
- 3. Unless otherwise noted, input swing level is CMOS(VIH/VIL=VDDQ/VSSQ)



#### AC OPERATING TEST CONDITIONS (VDD = 3.0V ~ 3.6V, TA = 0 to 70°C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

#### **OPERATING AC PARAMETER**

(AC operating conditions unless otherwise noted)

Parameter		Symbol		Version		Unit	Note
raiailletei		Зуппон	- 60	- 75	-1L	Oilit	Note
Row active to row active delay		trrd(min)	12	15 20		ns	1
RAS to CAS delay		tRCD(min)	18	20	24	ns	1
Row precharge time	trp(min)	18	20	24	ns	1	
Row active time	tras(min)	42	42 45 60			1	
Now active time	tras(max)		100		us		
Row cycle time		trc(min)	60	65	84	ns	1
Last data in to row precharge		trdl(min)		2		CLK	2
Last data in to Active delay		tdal(min)		tRDL + tRP		-	3
Last data in to new col. address de	elay	tcdl(min)		1		CLK	2
Last data in to burst stop		tBDL(min)		1		CLK	2
Col. address to col. address delay		tccd(min)	1			CLK	4
Number of valid output data	CAS lat	ency=3	2			00	5
Number of valid output data	CAS lat	ency=2		1		ea	3

- **Notes :** 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
  - 2. Minimum delay is required to complete write.
  - 3. Minimum 2CLK tDAL is required to complete row precharge.
  - 4. All parts allow every cycle column address change.
  - 5. In case of row precharge interrupt, auto precharge and read burst stop.



# AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Paramete		Symbol	- (	60	- 75		-1	IL	Unit	Note
Faramete	•1	Syllibol	Min	Max	Min	Max	Min	Max	Onit	Note
CLK cycle time	CAS latency=3	tcc	6.0	1000	7.5	1000	10	1000	ns	1
OLK Cycle time	CAS latency=2		10		10		12			
CLK to valid output dolov	CAS latency=3	tsac		5.4		6		6	ns	1,2
CLK to valid output delay	CAS latency=2			6		6		6		
	CAS latency=3	tон	2.5		2.5		2.5		ns	2
Output data hold time	CAS latency=2		2.5		2.5		2.5			
CLK high pulse width		tсн	2.5		2.5		3		ns	3
CLK low pulse width		tCL	2.5		2.5		3		ns	3
Input setup time		tss	2		2		2.5		ns	3
Input hold time		tsH	1		1		1.5		ns	3
CLK to output in Low-Z		tslz	1		1		1		ns	2
CLK to output in Hi 7	CAS latency=3	tshz		5.4		6		6	ns	
CLK to output in Hi-Z	CAS latency=2	_		6		6		6		

Notes: 1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.

3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.



#### SIMPLIFIED TRUTH TABLE

CC	DMMAND		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	<b>BA</b> 0,1	A10/AP	A11, A9 ~ A0	Note					
Register	Mode Regis	ter Set	Н	Х	L	L	L	L	Х		OP COD	Ε	1, 2					
	Auto Refres	h	Н	Н	L	L	L	Н	Х		Х		3					
Refresh	0 1	Entry		L	_	_	_	''			Α		3					
Reliesii	Self Refresh	Exit	L	Н	L	Н	Н	Н	Х		Х		3					
		LXII	_	''	Н	Х	Х	Х			3							
Bank Active & Rov	w Addr.		Н	Х	L	L	Н	Н	Х	V	Row A	Address						
Read &	Auto Precha	arge Disable	Н	Х	L	Н	L	Н	Х	V	L	Column Address	4					
Column Address	Auto Precha	arge Enable	- ' '	^	_	''	_	''	^	v	H (A0~A7)		4, 5					
Write &	Auto Precha	arge Disable	Н	Х	L	Н		L		_   _	ш		L	Х	V	L	Column Address	4
Column Address	Auto Precha	arge Enable	] ''	^	_	''	_	_	^	v	Н	(A <sub>0</sub> ~A <sub>7</sub> )	4, 5					
Burst Stop	•		Н	Х	L	Н	Н	L	Х		Х		6					
Precharge	Bank Select	tion	Н	Х	L	L	Н	L	Х	V	L	Х						
T recharge	All Banks			^	_	_	''	_		Х	Н	^						
		Entry	Н	L	Н	Х	Х	Х	Х									
Clock Suspend or Active Power Dow		Littly		L	L	V	V	V		X								
		Exit	L	Н	Х	Х	Х	Х	Х									
		Entry	Н	L	Η	Х	Х	Х	Х									
Precharge Power	Down Mode	Littly	•••	_	L	Н	Н	Н			Х							
Trecharge rower	Down wode	Exit	L	Н	Н	Х	Х	Х	Х		Α							
		LXII	L	''	L	V	V	V										
DQM		_	Н			Х			V		Х		7					
No Operation Con	nmand		Н	Х	Н	Х	Х	Х	Х		Х							
The Operation Con		_			L	Н	Н	Н										

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

Note: 1. OP Code: Operand Code

Ao ~ A11 & BAo ~ BA1 : Program keys. (@MRS)

- 2. MRS can be issued only at all banks precharge state.
  - A new command can be issued after 2 CLK cycles of MRS.
- 3. Auto refresh functions are as same as CBR refresh of DRAM.
  - The automatical precharge without row precharge command is meant by "Auto".
  - Auto/self refresh can be issued only at all banks precharge state.
- 4. BA<sub>0</sub> ~ BA<sub>1</sub> : Bank select addresses.
- If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
- If BAo is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.
- If BAo is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.
- If both BAo and BA1 are "High" at read, write, row active and precharge, bank D is selected. If A10/AP is "High" at row precharge, BAo and BA1 are ignored and all banks are selected.
- 5. During burst read or write with auto precharge, new read/write command can not be issued.
  - Another bank read/write command can be issued after the end of burst. New row active of the associated bank can be issued at tRP after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation it makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).



Rev. 1.0 May. 2003

# A. MODE REGISTER FIELD TABLE TO PROGRAM MODES

# Register Programmed with Normal MRS

Address	BA0 ~ BA1 <sup>*1</sup>	A11 ~ A10/AP	А9	A8	A7	A6	A5	A4	А3	A2	<b>A</b> 1	Α0
Function	"0" Setting for Normal MRS	RFU	W.B.L	Test I	Test Mode		AS Laten	ісу	ВТ	Bu	ırst Lenç	gth

# Normal MRS Mode

	Te	CAS Latency				Burst Type			Burst Length					
A8	A7	Туре	A6	A5	A4	Latency	А3	Туре		A2	<b>A</b> 1	Α0	BT=0	BT=1
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential		0	0	0	1	1
0	1	Reserved	0	0	1	1	1	Interleave		0	0	1	2	2
1	0	Reserved	0	1	0	2		Mode S	Select	0	1	0	4	4
1	1	Reserved	0	1	1	3	BA1	BA0	Mode	0	1	1	8	8
Write Burst Length			1	0	0	Reserved			1	0	0	Reserved	Reserved	
A9	Length		1	0	1	Reserved	0	0	Setting for Nor- mal MRS	1	0	1	Reserved	Reserved
0	Burst		1	1	0	Reserved				1	1	0	Reserved	Reserved
1		Single Bit	1	1	1	Reserved				1	1	1	Full Page	Reserved

Full Page Length: 256(x32)

# **B. Power Up Sequence**

- 1. Apply power and start clock, Attempt to maintain CKE= "H", DQM= "H" and the other pins are NOP condition at the inputs.
- 2. Power is applied to VDD and VDDQ (simultaneously).
- 3. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 4. Issue precharge commands for all banks of the devices.
- 5. Issue 2 or more auto-refresh commands.
- 6. Issue a mode register set command to initialize the mode register.

Note: 1. In order to assert normal MRS, BA0 and BA1 should set "0" absolutely.