# 64Mx16 Mobile DDR SDRAM

(VDD/VDDQ 1.8V/1.8V)



# **Document Title**

64Mx16 Mobile DDR SDRAM (VDD/VDDQ 1.8V/1.8V)

# **Revision History**

Revision No.	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>	<u>Editor</u>
0.0	- First version for target specification.	Dec. 22, 2008	Preliminary	J.Y.Bae



# **K4X1G163PE - FGC6**

# **Table of Contents**

64Mx16 Mobile DDR SDRAM	
1. FEATURES	4
2. Operating Frequency	4
3. Address configuration	4
4. Ordering Information	4
5. FUNCTIONAL BLOCK DIAGRAM	5
6. Package Dimension and Pin Configuration	6
7. Input/Output Function Description	7
8. Functional Description	8
9. Mode Register Definition	
9.1. Mode Register Set(MRS)	
9.2. Extended Mode Register Set(EMRS)	
9.3. Internal Temperature Compensated Self Refresh (TCSR)	
9.4. Partial Array Self Refresh (PASR)	
10. Absolute maximum ratings	
11. DC Operating Conditions	
12. DC CHARACTERISTICS	
13. AC Operating Conditions & Timming Specification	
14. AC Timming Parameters & Specifications	
15. AC Operating Test Conditions (VDD = 1.7V to 1.95V, TC = -25×C to 85×C)	
16. Input/Output Capacitance(VDD=1.8, VDDQ=1.8V, TC = 25×C, f=100MHz)	19
17. AC Overshoot/Undershoot Specification for Address & Control Pins	20
18. AC Overshoot/Undershoot Specification for CLK, DQ, DQS and DM Pins	20
19. Command Truth Table	21
20. Functional Truth Table	22



#### 64Mx16 Mobile DDR SDRAM

#### 1. FEATURES

- VDD/VDDQ = 1.8V/1.8V
- · Double-data-rate architecture; two data transfers per clock cycle
- Bidirectional data strobe(DQS)
- · Four banks operation
- Differential clock inputs(CK and CK)
- MRS cycle with address key programs
  - CAS Latency (2, 3)
  - Burst Length (2, 4, 8, 16)
  - Burst Type (Sequential & Interleave)
- · EMRS cycle with address key programs
  - Partial Array Self Refresh (Full, 1/2, 1/4 Array )
  - Output Driver Strength Control (Full, 1/2, 1/4, 1/8, 3/4, 3/8, 5/8, 7/8)
- Internal Temperature Compensated Self Refresh
- · All inputs except data & DM are sampled at the positive going edge of the system clock(CK).
- Data I/O transactions on both edges of data strobe, DM for masking.
- · Edge aligned data output, center aligned data input.
- · No DLL; CK to DQS is not synchronized.
- · LDM, UDM for write masking only.
- Deep Power Down Mode.
- · Auto refresh duty cycle
  - 7.8us for -25 to 85 °C
- · Clock stop capability

#### 2. Operating Frequency

	DDR333
Speed @CL2 <sup>1)</sup>	83Mhz
Speed @CL3 <sup>1)</sup>	166Mhz

#### NOTE:

1) CAS Latency

#### 3. Address configuration

Organization	Bank Address	Bank Address Row Address	
64Mx16	BA0,BA1	A0 - A13	A0 - A9

<sup>-</sup> DM is internally loaded to match DQ and DQS identically.

#### 4. Ordering Information

Part No.	Max Freq.	Interface	Package	
K4X1G163PE-FGC6	166MHz(CL=3),83MHz(CL=2)	LVCMOS	60FBGA	


- F\* : 60FBGA (Pb Free, Halogen Free)
- \*G: Low Power, Extended Temperature(-25 °C ~ 85 °C)
- \*\*C6 : 166MHz(CL=3)

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.


- 1. For updates or additional information about Samsung products, contact your nearest Samsung office.
- 2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.



#### 5. FUNCTIONAL BLOCK DIAGRAM



# 6. Package Dimension and Pin Configuration



60Ball(6x10) FBGA						
	1	2	3	7	8	9
Α	Vss	DQ15	Vssq	VDDQ	DQ0	VDD
В	VDDQ	DQ13	DQ14	DQ1	DQ2	Vssq
С	Vssq	DQ11	DQ12	DQ3	DQ4	VDDQ
D	VDDQ	DQ9	DQ10	DQ5	DQ6	Vssq
Е	Vssq	UDQS	DQ8	DQ7	LDQS	VDDQ
F	Vss	UDM	N.C.	A13	LDM	VDD
G	CKE	CK	CK	WE	CAS	RAS
Н	A9	A11	A12	CS	BA0	BA1
J	A6	A7	A8	A10/AP	A0	A1
K	Vss	A4	A5	A2	A3	VDD

*2: Top View	
	A
	<u></u>
<b>b</b> ✓ <b>z</b>	
*1: Bottom View	<del>_</del>

Ball Name	Ball Function	
CK, CK	System Differential Clock	
CS	Chip Select	
CKE	Clock Enable	
A0 ~ A13	Address	
BA0 ~ BA1	Bank Select Address	
RAS	Row Address Strobe	
CAS	Column Address Strobe	
WE	Write Enable	
L(U)DM	Data Input Mask	
L(U)DQS	Data Strobe	
DQ0 ~ 15	Data Input/Output	
VDD/Vss	Power Supply/Ground	
VDDQ/Vssq	Data Output Power/Ground	

< Top View\*2 > #A1 Ball Origin Indicator

SAMSUNG Week

K4X1G163PE-XXXX

ES

[Unit::mm]

Symbol	Min	Тур	Max
Α	-	-	1.0
A <sub>1</sub>	0.25	-	-
E	7.9	8.0	8.1
E <sub>1</sub>	-	6.4	-
D	9.9	10.0	10.1
D <sub>1</sub>	-	7.2	-
е	-	0.80	-
b	0.45	0.50	0.55
z	-	-	0.1

# 7. Input/Output Function Description

Symbol	Type	Description
CK, CK	Input	Clock : CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$ . Internal clock signals are derived from CK/ $\overline{\text{CK}}$ .
CKE	Input	Clock Enable : CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any banks). CKE is synchronous for all functions except for disabling outputs, which is achieved asynchronously. Input buffers, excluding CK, $\overline{\text{CK}}$ and CKE , are disabled during power-down and self refresh mode which are contrived for low standby power consumption.
CS	Input	Chip Select : $\overline{\text{CS}}$ enables(registered LOW) and disables(registered HIGH) the command decoder. All commands are masked when $\overline{\text{CS}}$ is registered HIGH. $\overline{\text{CS}}$ provides for external bank selection on systems with multiple banks. $\overline{\text{CS}}$ is considered part of the command code.
RAS, CAS, WE	Input	Command Inputs : RAS, CAS and WE (along with CS) define the command being entered.
LDM,UDM	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. DM pins include dummy loading internally, to matches the DQ and DQS loading. For the x16, LDM corresponds to the data on DQ0-DQ7; UDM correspons to the data on DQ8-DQ15.
BA0, BA1	Input	Bank Addres Inputs: BA0 and BA1 define to which bank an ACTIVE, READ, WRITE or PRECHARGE command is being applied.
A [n : 0]	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and AUTO PRE-CHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 determines which mode register (mode register or extended mode register ) is loaded during the MODE REGISTER SET command.
DQ	I/O	Data Input/Output : Data bus
LDQS,UDQS	I/O	Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered in write data. it is used to fetch write data. For the x16, LDQS corresponds to the data on DQ0-DQ7; UDQS corresponds to the data on DQ8-DQ15.
NC	-	No Connect : No internal electrical connection is present.
VDDQ	Supply	DQ Power Supply : 1.7V to 1.95V
VSSQ	Supply	DQ Ground.
VDD	Supply	Power Supply : 1.7V to 1.95V
VSS	Supply	Ground.



## 8. Functional Description

Figure 1. State diagram CKEH DEEP **POWER POWER POWER** APPLIED ON **DOWN** PARTIAL **SELF**  $\mathsf{REFRESH}/\mathsf{SELF}$ DEEP REFRESH PRECHARGE **POWER DOWN REFS** ALL BANKS REFSX MRS **IDLE REFA** AUTO **EMRS** ALL BANKS PRECHARGED REFRESH MRS **CKEL** CKEH ACT **POWER** DOWN **CKEH POWER** ROW **BURST STOP DOWN ACTIVE CKEL** WRITE READ WRITEA READA READ WRITE READ WRITEA READA



Automatic Sequence Command Sequence

READA

PRE

READA

PRE

PRECHARGE PREALL

PRE


WRITEA

PRE

#### 9. Mode Register Definition

#### 9.1. Mode Register Set(MRS)

The mode register is designed to support the various operating modes of Mobile DDR SDRAM. It includes Cas latency, addressing mode, burst length, test mode and vendor specific options to make Mobile DDR SDRAM useful for variety of applications. The mode register is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  (The Mobile DDR SDRAM should be in active mode with CKE already high prior to writing into the mode register). The states of address pins A0 ~ A13 and BA0, BA1 in the same cycle as  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  going low are written in the mode register. Two clock cycles are required to complete the write operation in the mode register. Even if the power-up sequence is finished and some read or write operation is executed afterward, the mode register contents can be changed with the same command and two clock cycles. This command must be issued only when all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses A0 ~ A2, addressing mode uses A3, Cas latency(read latency from column address) uses A4 ~ A6, A7 ~ A13 is used for test mode. BA0 and BA1 must be set to low for proper MRS operation.



#### NOTE:


1) RFU(Reserved for future use) should stay "0" during MRS cycle

Table 1. Burst address ordering for burst length

Burst Length	Starting Address (A3, A2, A1, A0)	Sequential Mode	Interleave Mode
2	xxx0	0, 1	0, 1
2	xxx1	1, 0	1, 0
	xx00	0, 1, 2, 3	0, 1, 2, 3
4	xx01	1, 2, 3, 0	1, 0, 3, 2
-	xx10	2, 3, 0, 1	2, 3, 0, 1
	xx11	3, 0, 1, 2	3, 2, 1, 0
	x000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	x001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	x010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	x011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
0	x100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	x101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	x110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	x111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0
	0000	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15
	0001	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0	1, 0, 3, 2, 5, 4, 7, 6, 9, 8, 11,10,13,12,15,14
	0010	2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1	2, 3, 0, 1, 6, 7, 4, 5,10,11, 8, 9, 14,15,12,13
	0011	3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4,11,10, 9, 8, 15,14,13,12
	0100	4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3,12,13,14,15, 8, 9, 10,11
	0101	5, 6, 7,8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2,13,12,15,14, 9, 8,11,10
	0110	6, 7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1,14,15,12,13,10,11, 8, 9
16	0111	7, 8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0, 15,14,13,12,11,10, 9, 8
10	1000	8, 9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5, 6, 7	8, 9,10,11,12,13,14,15, 0, 1, 2, 3, 4, 5, 6, 7
	1001	9, 10, 11, 12, 13, 14,15, 0, 1, 2, 3, 4, 5, 6, 7, 8	9, 8, 11,10,13,12,15,14,1, 0, 3, 2, 5, 4, 7, 6
	1010	10, 11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9	10,11, 8, 9, 14,15,12,13, 2, 3, 0, 1, 6, 7, 4, 5
	1011	11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10	11,10, 9, 8, 15,14,13,12, 3, 2, 1, 0, 7, 6, 5, 4
	1100	12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	12,13,14,15, 8, 9, 10,11, 4, 5, 6, 7, 0, 1, 2, 3
	1101	13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11,12	13,12,15,14, 9, 8,11,10, 5, 4, 7, 6, 1, 0, 3, 2
	1110	14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13	14,15,12,13,10,11, 8, 9, 6, 7, 4, 5, 2, 3, 0, 1
	1111	15, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14	15,14,13,12,11,10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0

### 9.2. Extended Mode Register Set(EMRS)

The extended mode register is designed to support for the desired operating modes of DDR SDRAM. The extended mode register is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$  and high on BA1 ,low on BA0(The Mobile DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins A0 ~ A13 in the same cycle as  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  going low is written in the extended mode register. Two clock cycles are required to complete the write operation in the extended mode register. Even if the power-up sequence is finished and some read or write operations is executed afterward, the mode register contents can be changed with the same command and two clock cycles. But this command must be issued only when all banks are in the idle state. A0 - A2 are used for partial array self refresh and A5 - A7 are used for driver strength control. "High" on BA1 and "Low" on BA0 are used for EMRS. All the other address pins except A0,A1,A2,A5,A6, BA1, BA0 must be set to low for proper EMRS operation. Refer to the table for specific codes.



#### NOTE:

1) RFU(Reserved for future use) should stay "0" during EMRS cycle

# 9.3. Internal Temperature Compensated Self Refresh (TCSR)

- 1. In order to save power consumption, this Mobile DRAM includes the internal temperature sensor and control units to control the self refresh-cycle automatically according to the real device temperature.
- 2. TCSR ranges for IDD6 shown in the table are as an example only. Max IDD6 valus for 45°C, 85°C are guaranteed. Typical values for 85 °C, 70 °C, 45 °C and 15 °C are obtained from device characterization.
- 3. If the EMRS for external TCSR is issued by the controller, this EMRS code for TCSR is ignored.

Self Refresh Current (IDD6)							
Temperature Range	Temperature Range Full Array		ray 1/2 Array 1/4 Array			Array	Unit
	Тур.	Max	Тур.	Max	Тур.	Max	
85 °C	TBD	1000	TBD	TBD	TBD	TBD	
70 °C	TBD		TBD		TBD		uA
45 °C	TBD	500	TBD	TBD	TBD	TBD	uA
15 °C	TBD		TBD		TBD		

## 9.4. Partial Array Self Refresh (PASR)

- 1. In order to save power consumption, Mobile DDR SDRAM includes PASR option.
- 2. Mobile DDR SDRAM supports three kinds of PASR in self refresh mode; Full array, 1/2 Array, 1/4 Array.


Figure 4. EMRS code and TCSR, PASR

BA1=0	BA1=0
BA0=0	BA0=1
BA1=1	BA1=1
BA0=0	BA0=1

- Full Array

BA1=0	BA1=0
BA0=0	BA0=1
BA1=1	BA1=1
BA0=0	BA0=1

- 1/2 Array



- 1/4 Array



Partial Self Refresh Area



# 10. Absolute maximum ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	$V_{IN}, V_{OUT}$	-0.5 ~ 2.7	V
Voltage on V <sub>DD</sub> supply relative to V <sub>SS</sub>	V <sub>DD</sub>	-0.5 ~ 2.7	V
Voltage on V <sub>DDQ</sub> supply relative to V <sub>SS</sub>	$V_{DDQ}$	-0.5 ~ 2.7	V
Storage temperature	T <sub>STG</sub>	-55 ~ +150	°C
Power dissipation	P <sub>D</sub>	1.0	W
Short circuit current	I <sub>OS</sub>	50	mA

#### NOTE:

- 1) Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
- 2) Functional operation should be restricted to recommend operation condition.
- 3) Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

## 11. DC Operating Conditions

Recommended operating conditions(Voltage referenced to VSS=0V, Tc = -25°C to 85°C)

Parameter	Symbol	Min	Max	Unit	Note
Supply voltage(for device with a nominal VDD of 1.8V)	VDD	1.7	1.95	V	1
I/O Supply voltage	VDDQ	1.7	1.95	V	1
Input logic high voltage ( for Add.)	VIH(DC)	0.8 x VDDQ	VDDQ+0.3	V	2
Input logic high voltage (for Data)	VIII(DO)	0.7 x VDDQ	VDDQ+0.3	V	۷
Input logic low voltage ( for Add.)	VIL(DC)	-0.3	0.2 x VDDQ	V	2
Input logic low voltage (for Data)	VIE(DC)	-0.3	0.3 x VDDQ	V	2
Output logic high voltage	VOH(DC)	0.9 x VDDQ	-	V	IOH = -0.1mA
Output logic low voltage	VOL(DC)	-	0.1 x VDDQ	V	IOL = 0.1mA
Input leakage current	II	-2	2	uA	3
Output leakage current	IOZ	-5	5	uA	

#### NOTE:

- 1) Under all conditions, VDDQ must be less than or equal to VDD.
- 2) These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation.
- 3) Any input  $0V \le VIN \le VDDQ$ .

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.

#### 12. DC CHARACTERISTICS

Recommended operating conditions (Voltage referenced to Vss = 0V, Tc = -25 to  $85^{\circ}$ C)

Parameter	Symbol	Test Condition			DDR	333	Unit	Note
Operating Current (One Bank Active)	IDD0	tRC=tRCmin; tCK=tCKmin; CKE is HIGH; $\overline{\text{CS}}$ is HI address inputs are SWITCHING; data bus inputs are		commands;	70	)	mA	
Precharge Standby Current	IDD2P	all banks idle, CKE is LOW; $\overline{\text{CS}}$ is HIGH, tCK = tCKr address and control inputs are SWITCHING; data by		BLE	0.8	5	mA	
in power-down mode	IDD2PS	all banks idle, CKE is LOW; CS is HIGH, CK = LOW address and control inputs are SWITCHING; data be		BLE	0.5		IIIA	
Precharge Standby Current	IDD2N		banks idle, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, tCK = tCKmin; ldress and control inputs are SWITCHING; data bus inputs are STABLE				mA	
in non power-down mode	IDD2NS	all banks idle, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, CK = LOW address and control inputs are SWITCHING; data be	BLE	4		IIIA		
Active Standby Current	IDD3P	one bank active, CKE is LOW; $\overline{\text{CS}}$ is HIGH, tCK = tC address and control inputs are SWITCHING; data bit	BLE	5		4		
in power-down mode	IDD3PS	one bank active, CKE is LOW; $\overline{\text{CS}}$ is HIGH, CK = LC address and control inputs are SWITCHING; data bit		BLE	4		mA	
Active Standby Current	IDD3N	one bank active, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, tCK = to address and control inputs are SWITCHING; data by	active, CKE is HIGH; CS is HIGH, tCK = tCKmin; and control inputs are SWITCHING; data bus inputs are STABLE					
in non power-down mode (One Bank Active)	IDD3NS	one bank active, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE				10		
Operating Current	IDD4R	one bank active; BL=4; CL=3; tCK = tCKmin; continuaddress inputs are SWITCHING; 50% data change	001	70		mA		
(Burst Mode)	IDD4W	one bank active; BL = 4; tCK = tCKmin; continuous address inputs are SWITCHING; 50% data change	60					
Refresh Current	IDD5	tRC ≥ tRFC; tCK = tCKmin; burst refresh; CKE is H address and control inputs are SWITCHING; data b		BLE	90		mA	1
		'		Values				
			TCSR R	ange	Тур	Max		
				85°C	TBD	1000		
			Folk Assess	70°C	TBD			
			Full Array	45°C	TBD	500	uA	
				15°C	TBD			
Out Defends Out of	IDDA	CKE is LOW; t CK = t CKmin; Extended Mode Register set to all 0's;		85°C	TBD	TBD		
Self Refresh Current	IDD6	address and control inputs are STABLE;		70°C	TBD		1 .	
		data bus inputs are STABLE	1/2 Array	45°C	TBD	TBD	uA	
				15°C	TBD			
				85°C	TBD	TBD		
			4/4 6	70°C	TBD		uA	
			1/4 Array	45°C	TBD	TBD		
				15°C	TBD			
Doop Bower Down Com	IDDo	Doon Bower Down Made Correct		85°C	Max.	25	^	
Deep Power Down Current	IDD8	Deep Power Down Mode Current		45°C	Max.	15	uA	

#### NOTE:

1) IDD5 is measured in the below test condition.

Density	128Mb	256Mb	512Mb	1Gb	2Gb	Unit
tRFC	80	80	110	140	140	ns

- 2) IDD specifications are tested after the device is properly intialized.
- 3) Input slew rate is 1V/ns.
- 4) Definitions for IDD: LOW is defined as V  $_{\text{IN}} \leq 0.1 \text{ * VDDQ}$  ;

HIGH is defined as V  $_{\mbox{\footnotesize{IN}}}\,\geq\,\,0.9$  \* VDDQ ;

STABLE is defined as inputs stable at a HIGH or LOW level;

SWITCHING is defined as: - address and command: inputs changing between HIGH and LOW once per two clock cycles;

- data bus inputs: DQ changing between HIGH and LOW once per clock cycle; DM and DQS are STABLE.



# 13. AC Operating Conditions & Timming Specification

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input High (Logic 1) Voltage, all inputs	VIH(AC)	0.8 x VDDQ	VDDQ+0.3	V	1
Input Low (Logic 0) Voltage, all inputs	VIL(AC)	-0.3	0.2 x VDDQ	V	1
Input Crossing Point Voltage, CK and CK inputs	VIX(AC)	0.4 x VDDQ	0.6 x VDDQ	V	2



<sup>1)</sup> These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation.

2) The value of V<sub>IX</sub> is expected to equal 0.5\*V<sub>DDQ</sub> of the transmitting device and must track variations in the DC level of the same.

# 14. AC Timming Parameters & Specifications

Domesto :		Sumb al	DD	R333	Unit	Nata
Parameter		Symbol	Min Max		Unit	Note
Clark avala tima	CL=2	tCK	12.0		no	1,2
Clock cycle time	CL=3		6		ns	1,2
Row cycle time	- 1	tRC	60		ns	
Row active time		tRAS	42	70,000	ns	1
RAS to CAS delay		tRCD	18		ns	
Row precharge time		tRP	18		ns	
Row active to Row active delay		tRRD	12		ns	
Write recovery time		tWR	12		ns	
Last data in to Active delay		tDAL	-		-	3
Last data in to Read command		tCDLR	1		tCK	
Col. address to Col. address delay		tCCD	1		tCK	
Clock high level width		tCH	0.45	0.55	tCK	
Clock low level width		tCL	0.45	0.55	tCK	
DQ Output data access time	CL=2	44.0	2	8		4
from CK/CK	CL=3	- tAC -	2	5.5	ns	4
DQS Output data access time	CL=2	tDQSCK	2	8	ns	
from CK/CK	CL=3	IDQ3CK	2	5.5		
Data strobe edge to ouput data edge	<b>.</b>	tDQSQ		0.5	ns	
Read Preamble	CL=2	tRPRE	0.5	1.1	tCK	
	CL=3	IRPRE	0.9	1.1	lok	
Read Postamble	- 1	tRPST	0.4	0.6	tCK	
CK to valid DQS-in		tDQSS	0.75	1.25	tCK	
DQS-in setup time		tWPRES	0		ns	5
DQS-in hold time		tWPREH	0.25		tCK	
DQS-in high level width		tDQSH	0.4	0.6	tCK	
DQS-in low level width		tDQSL	0.4	0.6	tCK	
DQS falling edge to CK setup time		tDSS	0.2		tCK	
DQS falling edge hold time from CK		tDSH	0.2		tCK	
DQS-in cycle time		tDSC	0.9	1.1	tCK	
Address and Control	fast slew rate	tIS	1.1		ne	6,9
Input setup time	slow slew rate	1 113	1.3		ns	0,9
Address and Control	fast slew rate	tlH	1.1		ns	6,9
Input hold time	slow slew rate		1.3			0,9
Address & Control input pulse width	- 1	tIPW	2.2			6
DQ & DM setup time to DQS	fast slew rate	tDS	0.6		ne	7,8,9
Day a Divi setuh tillie to Das	slow slew rate		0.7		ns	6,0,9
DQ & DM hold time to DQS	fast slew rate	tDH	0.6		ns	7,8,9
DA A DIM HOM MILLE TO DAS	slow slew rate	ן נטח	0.7			6,0,9
DQ & DM input pulse width	•	tDIPW	1.2		ns	
DQ & DQS low-impedence time from Ch	(/ <mark>CK</mark>	tLZ	1.0		ns	
DQ & DQS high-impedence time from C	K/CK	tHZ		5.5	ns	
DQS write postamble time		tWPST	0.4	0.6	tCK	



Parameter	Symbol	DDR	333	Unit	Note
raiailletei	Symbol	Min	Max	- Oliit	Note
DQS write preamble time	tWPRE	0.25		tCK	
Refresh interval time	tREF		64	ms	
Mode register set cycle time	tMRD	2		tCK	
Power down exit time	tPDEX	1		tCK	
CKE min. pulse width(high and low pulse width)	tCKE	2		tCK	
Auto refresh cycle time	tRFC	80		ns	10
Exit self refresh to active command	tXSR	120		ns	
Data hold from DQS to earliest DQ edge	tQH	tHPmin - tQHS		ns	
Data hold skew factor	tQHS		0.65	ns	
Clock half period	tHP	tCLmin or tCHmin		ns	
Minumum Deep Power Down Time	tDPD	TBD		us	

#### NOTE:

- 1) tCK(max) value is measured at 100ns.
- 2) The only time that the clock Frequency is allowed to be changed is during clock stop, power-down, self-refresh modes.
- In case of below 33MHz (tCK=30ns) condition, SEC could support tDAL(=2\*tCK). tDAL =(tWR/tCK) + (tRP/tCK)
- 4) tAC(min) value is measured at the high Vdd(1.95V) and cold temperature(-25°C). tAC(max) value is measured at the low Vdd(1.7V) and hot temperature(85°C). tAC is measured in the device with half driver strength and under the AC output load condition (Fig.6 in next Page).
- 5) The specific requirement is that DQS be valid(High or Low) on or before this CK edge. The case shown(DQS going from High\_Z to logic Low) applies when no writes were previously in progress on the bus. If a previous write was in progress, DQS could be High at this time, depending on tDQSS.
- 6) Input Setup/Hold Slew Rate Derating

Input Setup/Hold Slew Rate	ΔtIS	ΔtIH
(V/ns)	(ps)	(ps)
1.0	0	0
0.8	+50	+50
0.6	+100	+100

#### 7) I/O Setup/Hold Slew Rate Derating

I/O Setup/Hold Slew Rate	ΔtDS	∆tDH
(V/ns)	(ps)	(ps)
1.0	0	0
0.8	+75	+75
0.6	+150	+150

This derating table is used to increase  $t_{DS}/t_{DH}$  in the case where the I/O slew rate is below 1.0V/ns.

#### 8) I/O Delta Rise/Fall Rate(1/slew-rate) Derating

Data Rise/Fall Rate	ΔtDS	ΔtDH
(ns/V)	(ps)	(ps)
0	0	0
±0.25	+50	+50
±0.5	+100	+100

This derating table is used to increase tDS/tDH in the case where the DQ and DQS slew rates differ. The Delta Rise/Fall Rate is calculated as 1/SlewRate1-1/SlewRate2. For example, if slew rate 1 = 1.0V/ns and slew rate 2 = 0.8V/ns, then the Delta Rise/Fall Rate =-0.25ns/V.

9) Input slew rate 1.0 V/ ns.
Input slew rate 0.5V/ns and < 1.0V/ns.

10) Maximum burst refresh cycle: 8



## 15. AC Operating Test Conditions (VDD = 1.7V to 1.95V, Tc = -25°C to 85°C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	0.8 x VDDQ / 0.2 x VDDQ	V
Input timing measurement reference level	0.5 x VDDQ	V
Input signal minimum slew rate	1.0	V/ns
Output timing measurement reference level	0.5 x VDDQ	V
Output load condition	See Figure 6	




Figure 5. DC Output Load Circuit




Figure 6. AC Output Load Circuit 1), 2)

#### NOTE:

1) The circuit shown above represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will used IBIS or other simulations tools to correlate the timing reference load to system environment. Manufacturers will correlate to their poduction test conditions (generally a coaxial transmission line terminated at the tester electronics). For the half strength driver with a nominal 10pF load parameters tAC and tQH are expected to be in ther same range. However, these parameters are not subject to production test but are estimated by design / characterization. Use of IBIS or other simulation tolls for system design validation is suggested.

2) Based on nominal impedance at 0.5 x VDDQ.

The impedence for Half(1/2) Driver Strength is designed 55ohm. And for other Driver Strength, it is designed proportionally.



# 16. Input/Output Capacitance(VDD=1.8, VDDQ=1.8V, Tc = 25°C, f=100MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance (A0 ~ A13, BA0 ~ BA1, CKE, CS, RAS, CAS, WE)	CIN1	1.5	3.0	pF
Input capacitance( CK, CK)	CIN2	1.5	3.5	pF
Data & DQS input/output capacitance	COUT	2.0	4.5	pF
Input capacitance(DM)	CIN3	2.0	4.5	pF

## 17. AC Overshoot/Undershoot Specification for Address & Control Pins

Parameter	Specification
Maximum peak Amplitude allowed for overshoot area	0.9V
Maximum peak Amplitude allowed for undershoot area	0.9V
Maximum overshoot area above VDD	3V-ns
Maximum undershoot area below VSS	3V-ns




Figure 7. AC Overshoot and Undershoot Definition for Address and Control Pins

# 18. AC Overshoot/Undershoot Specification for CLK, DQ, DQS and DM Pins

Parameter	Specification
Maximum peak Amplitude allowed for overshoot area	0.9V
Maximum peak Amplitude allowed for undershoot area	0.9V
Maximum overshoot area above VDDQ	3V-ns
Maximum undershoot area below VSSQ	3V-ns




Figure 8. AC Overshoot and Undershoot Definition for CLK, DQ, DQS and DM Pins

#### 19. Command Truth Table

C	CKEn-1	CKEn	cs	RAS	CAS	WE	BA0,1	A13~A11, A9~A0	Note			
Register	Mode Re	gister Set	Н	Х	L	L	L	L	OP CODE			1, 2
	Auto Refresh		Н	Н	L	L	L	Н		Х		3
Refresh		Entry	"	L	L	_	L	''		^		3
Reliesii	Self Refresh	Exit	L	Н	L	Н	Н	Н		Х		3
		LXII	_	''	Н	Х	Х	Х		^		3
Bank Act	ive & Row Ad	ddr.	Н	Х	L	L	Н	Н	V	Row A	Address	
Read &	Auto Precha	arge Disable	Н	Х	L	Н		Н	V	L	Column	4
Column Address	Auto Prech	arge Enable	П	^	L		L		V	Н	Address (A0~A9)	4
Write &	Auto Precha	arge Disable	Н	Х	L				V	L	Column	4
Column Address	Auto Prech	arge Enable	П	^	L	Н	L	L	V	Н	Address (A0~A9)	4, 6
Deep Dewer	Entry		Н	L	L	Н	Н	L	X			
Deep Power	DOWN	Exit	L	Н	Н	Х	Х	Х	^			
В	urst Stop	•	Н	Х	L	Н	Н	L		Х		7
Drochargo	Bank S	election	Ш	Х	L	L	Н	L	V	L	Х	
Precharge	All E	Banks	Н	^	L	L	11	_	Х	Н	5	
		Entry	Н	L	Н	Х	Х	Х				
Active Power	Down	Lility	"	L	L	Н	Н	Н		X		
		Exit	L	Н	Х	Х	Х	Х				
		Entry	Н	L	Н	Х	Х	Х		×		
Prochargo Pow	or Down	Lility	"		L	Н	Н	Н				
Frecharge Fow	Precharge Power Down	Exit	L	Н	Н	Х	Х	Х	^			
		LXII	_	П	L	Н	Н	Н				
	DM		Н			Х				Х		8
No operation	(NOP) · Not	defined	Н	Х	Н	Х	Х	Х		Х		9
140 operation	No operation (NOP) : Not defined				L	Н	Н	Н		^		

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

#### NOTE:

- 1) OP Code: Operand Code. A0 ~ A13 & BA0 ~ BA1: Program keys. (@EMRS/MRS) 2) EMRS/ MRS can be issued only at all banks precharge state.
- A new command can be issued 2 clock cycles after EMRS or MRS. 3) Auto refresh functions are same as the CBR refresh of DRAM.
- The automatical precharge without row precharge command is meant by "Auto". Auto/self refresh can be issued only at all banks precharge state.
- 4) BA0 ~ BA1 : Bank select addresses.
- 5) If A10/AP is "High" at row precharge, BA0 and BA1 are ignored and all banks are selected.
- 6) During burst write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst.
- New row active of the associated bank can be issued at tRP after the end of burst. 7) Burst stop command is valid at every burst length.
- 8) DM sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0).
- 9) This combination is not defined for any function, which means "No Operation(NOP)" in Mobile DDR SDRAM.



# 20. Functional Truth Table

Current State	cs	RAS	CAS	WE	Address	Command	Action	
	L	Н	Н	L	Х	Burst Stop	ILLEGAL <sup>2)</sup>	
	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL <sup>2)</sup>	
PRECHARGE	L	L	Н	Н	BA, RA	Active	Bank Active, Latch RA	
STANDBY	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL <sup>4)</sup>	
	L	L	L	Н	х	Refresh	AUTO-Refresh <sup>5)</sup>	
	L	L	L	L	Op-Code, Mode-Add	MRS	Mode Register Set <sup>5)</sup>	
	L	Н	Н	L	х	Burst Stop	NOP	
	L	Н	L	Н	BA, CA, A10	READ/READA	Begin Read, Latch CA, Determine Auto-Precharge	
ACTIVE	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	Begin Write, Latch CA, Determine Auto-Precharge	
STANDBY	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL <sup>2)</sup>	
	L	L	Н	L	BA, A10	PRE/PREA	Precharge/Precharge All	
	L	L	L	Н	Х	Refresh	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
	L	Н	Н	L	Х	Burst Stop	Terminate Burst	
	L	Н	L	Ħ	BA, CA, A10	READ/READA	Terminate Burst, Latch CA, Begin New Read, Determine Auto-Precharge <sup>3)</sup>	
READ	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	ILLEGAL	
	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL <sup>2)</sup>	
	L	L	Н	L	BA, A10	PRE/PREA	Terminate Burst, Precharge <sup>10)</sup>	
	L	L	L	Н	X	Refresh	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
	L	Н	Н	L	X	Burst Stop	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ/READA	Terminate Burst With DM=High, Latch CA, Begin Read, Determine Auto-Precharge <sup>3)</sup>	
WRITE	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	Terminate Burst, Latch CA, Begin new Write, Determine Auto- Precharge <sup>3)</sup>	
	L	L	Н	Н	BA, RA	Active	Bank Active/ILLEGAL <sup>2)</sup>	
	L	L	Н	L	BA, A10	PRE/PREA	Terminate Burst With DM=High, Precharge <sup>10)</sup>	
	L	L	L	Н	Х	Refresh	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
	L	Н	Н	L	Х	Burst Stop	ILLEGAL	
DEAD ***	L	Н	L	Н	BA, CA, A10	READ/READA	6)	
READ with AUTO	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	ILLEGAL	
PRECHARGE <sup>6)</sup>			BA, RA	Active	6)			
(READA)	L	L	Н	L	BA, A10	PRE/PREA	6)	
	L	L	L	Н	Х	Refresh	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	



Current State	cs	RAS	CAS	WE	Address	Command	Action		
	L	Н	Н	L	х	Burst Stop	ILLEGAL		
	L	Н	L	Н	BA, CA, A10	READ/READA	7)		
WRITE with AUTO	L	Н	L	L	BA, CA, A10	WRITE/WRITEA	7)		
RECHARGE <sup>7)</sup>	L	L	Н	Н	BA, RA	Active	7)		
(WRITEA)	L	L	Н	L	BA, A10	PRE/PREA	7)		
	L	L	L	Н	Х	Refresh	ILLEGAL		
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL		
	L	Н	Н	L	X	Burst Stop	ILLEGAL <sup>2)</sup>		
	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL <sup>2)</sup>		
PRECHARGING	L	L	Н	Н	BA, RA	Active	ILLEGAL <sup>2)</sup>		
(DURING tRP)	L	L	Н	L	BA, A10	PRE/PREA	NOP <sup>4)</sup> (Idle after tRP)		
	L	L	L	Н	Х	Refresh	ILLEGAL		
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL		
	L	Н	Н	L	х	Burst Stop	ILLEGAL <sup>2)</sup>		
ROW	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL <sup>2)</sup>		
ACTIVATING (FROM ROW	L	L	Н	Н	BA, RA	Active	ILLEGAL <sup>2)</sup>		
ACTIVE TO	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL <sup>2)</sup>		
tRCD)	L	L	L	Н	Х	Refresh	ILLEGAL		
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL		
	Ы	Н	Н	┙	Х	Burst Stop	ILLEGAL <sup>2)</sup>		
	L	Н	L	Н	BA, CA, A10	READ	ILLEGAL <sup>2)</sup>		
WRITE RECOVERING	L	Н	L	L	BA, CA, A10	WRITE	WRITE		
(DURING tWR	L	L	Н	Н	BA, RA	Active	ILLEGAL <sup>2)</sup>		
OR tCDLR)	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL <sup>2)</sup>		
	L	L	L	Н	Х	Refresh	ILLEGAL		
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL		
	L	Н	Н	L	Х	Burst Stop	ILLEGAL		
	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL		
RE- FRESHING	L	L	Н	Н	BA, RA	Active	ILLEGAL		
T NEOTHING	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL		
	L	L	L	Н	Х	Refresh	ILLEGAL		
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL		
	L	Н	Н	L	Х	Burst Stop	ILLEGAL		
MODE	L	Н	L	Х	BA, CA, A10	READ/WRITE	ILLEGAL		
REGISTER	L	L	Н	Н	BA, RA	Active	ILLEGAL		
SETTING	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL		
	L	L	L	Н	Х	Refresh	ILLEGAL		
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL		



Current State	CKE n-1	CKE n	cs	RAS	CAS	WE	Add	Action
	L	Н	Н	Χ	Х	Χ	Х	Exit Self-Refresh
	L	Н	L	Н	Н	Н	Х	Exit Self-Refresh
SELF-	L	Н	L	Н	Н	L	Х	ILLEGAL
REFRESHING <sup>8)</sup>	L	Н	L	Н	L	Х	Х	ILLEGAL
	L	Н	L	L	Χ	Χ	Х	ILLEGAL
	L	L	Χ	Χ	Х	Χ	Х	NOP (Maintain Self-Refresh)
POWER	L	Н	Χ	X	X	X	Х	Exit Power Down(Idle after tPDEX)
DOWN	L	L	Χ	Χ	Χ	Χ	Х	NOP (Maintain Power Down)
DEEP POWER	L	Н	Н	Х	Х	Х	Х	Exit Deep Power Down <sup>10)</sup>
DOWN	L	L	Χ	X	X	X	Х	NOP (Maintain Deep Power Down)
	Н	Н	Χ	Χ	Χ	Χ	Х	Refer to Function Truth Table
	Н	L	┙	┙	Ш	Η	Х	Enter Self-Refresh
	Н	L	Н	Χ	Χ	Χ	Х	Enter Power Down
ALL BANKS	Н	L	L	Н	Н	Н	Х	Enter Power Down
IDLE <sup>9)</sup>	Н	L	┙	Η	Η	┙	Х	Enter Deep Power Down
IDLE"	Н	L	L	Н	Н	L	Х	ILLEGAL
	Н	L	L	Н	L	Χ	Х	ILLEGAL
	Н	L	L	L	Χ	Χ	Х	ILLEGAL
	L	Х	Χ	Х	Х	Х	Х	Refer to Current State=Power Down

(H=High Level, L=Low level, X=Don't Care)

#### NOTE:

- 1) All entries assume that CKE was High during the preceding clock cycle and the current clock cycle.

  2) ILLEGAL to bank in specified state; function may be legal in the bank indicated by BA, depending on the state of that bank. (ILLEGAL = Device operation and/or data integrity are not guaranteed.)
- 3) Must satisfy bus contention, bus turn around and write recovery requirements.
- 4) NOP to bank precharging or in idle sate. May precharge bank indicated by BA.
- 5) ILLEGAL if any bank is not idle.

- 6) Refer to "Read with Auto Precharge Timing Diagram" for detailed information.
  7) Refer to "Write with Auto Precharge Timing Diagram" for detailed information.
  8) CKE Low to High transition will re-enable CK, CK and other inputs asynchronously.
  A minimum setup time must be satisfied before issuing any command other than EXIT.
  9) Power-Down, Self-Refresh and Deep Power Down Mode can be entered only from All Bank Idle state.
- 10) The Deep Power Down Mode is exited by asserting CKE high and full initialization is required after exiting Deep Power Down Mode.

