2Gb B-die DDR3 SDRAM Specification

78 / 96 FBGA with Lead-Free & Halogen-Free (RoHS Compliant)

CAUTION :

- *** This document includes some items still under discussion in JEDEC.**
- *** Therefore, those may be changed without pre-notice based on JEDEC progress.**
- *** And it's highly recommended not to send the spec without Samsung's permission.**

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHER-WISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOL-OGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.

2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

*** Samsung Electronics reserves the right to change products or specification without notice.**

SAMSUNG

Revision History

1.0 Ordering Information

[Table 1] Samsung 2Gb DDR3 B-die ordering information table

Note :

1. Speed bin is in order of CL-tRCD-tRP.

2.0 Key Features

[Table 2] 2Gb DDR3 B-die Speed bins

- JEDEC standard 1.5V ± 0.075V Power Supply
- $V_{DDQ} = 1.5V \pm 0.075V$
- 400 MHz f_{CK} for 800Mb/sec/pin, 533MHz f_{CK} for 1066Mb/sec/pin, 667MHz f_{CK} for 1333Mb/sec/pin, 800MHz f_{CK} for 1600Mb/sec/pin
- 8 Banks
- Posted CAS
- Programmable CAS Latency(posted CAS): 6, 7, 8, 9, 10
- Programmable Additive Latency: 0, CL-2 or CL-1 clock
- Programmable CAS Write Latency (CWL) = 5 (DDR3-800), 6 (DDR3-1066), 7 (DDR3-1333) and 8 (DDR3-1600)
- 8-bit pre-fetch
- Burst Length: 8 (Interleave without any limit, sequential with starting address "000" only), 4 with tCCD = 4 which does not allow seamless read or write [either On the fly using A12 or MRS]
- Bi-directional Differential Data-Strobe
- Internal(self) calibration : Internal self calibration through ZQ pin (RZQ : 240 ohm ± 1%)
- On Die Termination using ODT pin
- Average Refresh Period 7.8us at lower than T_{CASE} 85°C, 3.9us at 85° C < T_{CASE} \leq 95 °C
- Asynchronous Reset
- Package: 78 balls FBGA x4/x8 96 balls FBGA - x16
- All of Lead-Free products are compliant for RoHS
- All of products are Halogen-Free

 The 2Gb DDR3 SDRAM B-die is organized as a 32Mbit x 4 I/Os x 8banks, 16Mbit x 8 I/Os x 8banks or 8Mbit x 16 I/Os x 8 banks device. This synchronous device achieves high speed double-data-rate transfer rates of up to 1600Mb/sec/pin (DDR3-1600) for general applications.

 The chip is designed to comply with the following key DDR3 SDRAM features such as posted CAS, Programmable CWL, Internal (Self) Calibration, On Die Termination using ODT pin and Asynchronous Reset .

 All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the crosspoint of differential clocks (CK rising and CK falling). All I/Os are synchronized with a pair of bidirectional strobes (DQS and \overline{DQS}) in a source synchronous fashion. The address bus is used to convey row, column, and bank address information in a RAS/CAS multiplexing style. The DDR3 device operates with a single 1.5V \pm 0.075V power supply and 1.5V \pm 0.075V V_{DDQ}.

The 2Gb DDR3 B-die device is available in 78ball FBGAs(x4/x8) and 96ball FBGA(x16)

Note : 1. The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.

Note : This data sheet is an abstract of full DDR3 specification and does not cover the common features which are described in "DDR3 SDRAM Device Operation & Timing Diagram".

٦

3.0 Package pinout/Mechanical Dimension & Addressing

3.1 x4 Package Pinout (Top view) : 78ball FBGA Package

Ball Locations (x4)

Populated ball

Ball not populated

Top view (See the balls through the package)

3.2 x8 Package Pinout (Top view) : 78ball FBGA Package

Ball Locations (x8)

Populated ball

Ball not populated

Top view (See the balls through the package)

3.3 x16 Package Pinout (Top view) : 96ball FBGA Package

Ball Locations (x16)

Populated ball

Ball not populated

Top view

(See the balls through the package)

Units : Millimeters

3.4 FBGA Package Dimension (x4/x8)

BOTTOM VIEW

3.5 FBGA Package Dimension (x16)

4.0 Input/Output Functional Description

[Table 3] Input/Output function description

5.0 DDR3 SDRAM Addressing

1Gb

2Gb

4Gb

8Gb

Note 1 : Page size is the number of bytes of data delivered from the array to the internal sense amplifiers when an ACTIVE command is registered.
Page size is per bank, calculated as follows: page size = $2^{COLBITS} \star ORG \div 8$

Page size is per bank, calculated as follows:

where, COLBITS = the number of column address bits, ORG = the number of I/O (DQ) bits

6.0 Absolute Maximum Ratings

6.1 Absolute Maximum DC Ratings

[Table 4] Absolute Maximum DC Ratings

Note :

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

3. V_{DD} and V_{DDQ} must be within 300mV of each other at all times;and V_{REF} must be not greater than 0.6 x V_{DDQ}, When V_{DD} and V_{DDQ} are less than 500mV; V_{REF} may be equal to or less than 300mV.

6.2 DRAM Component Operating Temperature Range

[Table 5] Temperature Range

Note :

1. Operating Temperature T_{OPER} is the case surface temperature on the center/top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.

2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0-85°C under all operating conditions

3. Some applications require operation of the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:

 a) Refresh commands must be doubled in frequency, therefore reducing the refresh interval tREFI to 3.9us. It is also possible to specify a component with 1X refresh (tREFI to 7.8us) in the Extended Temperature Range.

 b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 $=$ 0b)

7.0 AC & DC Operating Conditions

7.1 Recommended DC operating Conditions (SSTL_1.5)

[Table 6] Recommended DC Operating Conditions

Note :

1. Under all conditions V_{DDQ} must be less than or equal to V_{DD} .

2. V_{DDQ} tracks with V_{DD} . AC parameters are measured with V_{DD} and V_{DDQ} tied together.

8.0 AC & DC Input Measurement Levels

8.1 AC and DC Logic input levels for single-ended signals

[Table 7] Single Ended AC and DC input levels for Command and Address

Note :

1. For input only pins except RESET, $V_{REF} = V_{REFCA}(DC)$

2. See 9.6 "Overshoot and Undershoot specifications"

3. The AC peak noise on V_{REF} may not allow V_{REF} to deviate from V_{REF}(DC) by more than \pm 1% V_{DD} (for reference : approx. \pm 15mV)

4. For reference : approx. $V_{DD}/2 \pm 15$ mV

[Table 8] Single Ended AC and DC input levels for DQ and DM

Note :

1. For input only pins except RESET, $V_{REF} = V_{REFDQ}(DC)$

2. See "Overshoot and Undershoot specifications".

3. The AC peak noise on V_{REF} may not allow V_{REF} to deviate from V_{REF}(DC) by more than \pm 1% V_{DD} (for reference : approx. \pm 15mV)

4. For reference : approx. $V_{DD}/2 \pm 15$ mV

5. Single ended swing requirement for DQS - DQS is 350mV (peak to peak). Differential swing for DQS - DQS is 700mV (peak to peak).

8.2 V_{RFF} Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages V_{REFCA} and V_{REFDA} are illustrate in Figure 1. It shows a valid reference voltage $V_{REF}(t)$ as a function of time. (V_{REF} stands for V_{REFCA} and V_{REFDO} likewise).

V_{REF}(DC) is the linear average of V_{REF}(t) over a very long period of time (e.g. 1 sec). This average has to meet the min/max requiremts in table 7. Furthermore $V_{REF}(t)$ may temporarily deviate from $V_{REF}(DC)$ by no more than $\pm 1\%$ V_{DD} .

Figure 1. Illustration of V_{REF}(DC) tolerance and V_{REF} ac-noise limits

The voltage levels for setup and hold time measurements $V_{H}(AC)$, $V_{H}(DC)$, $V_{H}(AC)$ and $V_{I L}(DC)$ are dependent on V_{REF} .

"V_{REF}" shall be understood as V_{REF}(DC), as defined in Figure 1.

This clarifies, that dc-variations of V_{REF} affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for $V_{REF}(DC)$ deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with V_{REF} ac-noise. Timing and voltage effects due to ac-noise on V_{REF} up to the specified limit (+/-1% of V_{DD}) are included in DRAM timings and their associated deratings.

8.3 AC and DC Logic Input Levels for Ditterential Signals

8.3.1 Differential signal definition

Figure 2 : Definition of differential ac-swing and "time above ac level" tDVAC

8.3.2 Differential swing requirement for clock (CK - CK) and strobe (DQS - DQS)

[Table 9] Differential AC and DC Input Levels

Notes:

1. Used to define a differential signal slew-rate.

2. for CK - \overline{CK} use V_{IH}/V_{IL} (AC) of ADD/CMD and V_{REFCA} ; for DQS - \overline{DQS} , DQSL - \overline{DQSL} , DQSU - \overline{DQSU} use V_{IH}/V_{IL} (AC) of DQs and V_{RFFDO} ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

3. These values are not defined, however they single-ended signals CK, CK, DQS, DQS, DQSL, DQSL, DQSU, DQSU need to be within the respective limits (V_{IH}(DC) max, V_{IL}(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot. Reter to "overshoot and Undersheet Specification ".

[Table 10] Allowed time before ringback (tDVAC) for CLK - CLK and DQS - DQS.

8.3.3 Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS, DQSL, DQSU, CK, DQS, DQSL, or DQSU) has also to comply with certain requirements for single-ended signals.

CK and CK have to approximately reach V_{SEH}min / V_{SEL}max (approximately equal to the ac-levels (V_{IH}(AC) / V_{IL}(AC)) for ADD/CMD signals) in every half-cycle.

DQS, DQSL, DQSU, \overline{DQS} , \overline{DQSL} have to reach V_{SEH}min / V_{SEL}max (approximately the ac-levels (V_{IH}(AC) / V_{IL}(AC)) for DQ signals) in every half-cycle preceeding and following a valid transition.

Note that the applicable ac-levels for ADD/CMD and DQ's might be different per speed-bin etc. E.g. if V_{IH}150(AC)/V_{IL}150(AC) is used for ADD/CMD signals, then these ac-levels apply also for the single-ended signals CK and CK.

Figure 3 : Single-ended requirement for differential signals.

Note that while ADD/CMD and DQ signal requirements are with respect to V_{REF}, the single-ended components of differential signals have a requirement with respect to $V_{DD}/2$; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For singleended components of differential signals the requirement to reach V_{SEL}max, V_{SEH}min has no bearing on timing, but adds a restriction on the common mode charateristics of these signals.

[Table 11] Single ended levels for CK, DQS, DQSL, DQSU, CK, DQS, DQSL or DQSU

Notes:

1. For CK, CK use V_{IH}/V_{IL}(AC) of ADD/CMD; for strobes (DQS, DQS, DQSL, DQSL, DQSU, DQSU) use V_{IH}/V_{IL}(AC) of DQs.

2. V_{IH}(AC)/V_{IL}(AC) for DQs is based on V_{REFDQ}; V_{IH}(AC)/V_{IL}(AC) for ADD/CMD is based on V_{REFCA}; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here

3. These values are not defined, however they single-ended signals CK, CK, DQS, DQSL, DQSL, DQSL, DQSU, DQSU need to be within the respective limits ($V_{IH}(DC)$ max, $V_{II}(DC)$ min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specification"

8.4 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, \overline{CK} and DQS, \overline{DQS}) must meet the requirements in below table. The differential input cross point voltage V_{IX} is measured from the actual cross point of true and complement signal to the mid level between of V_{DD} and V_{SS} .

Figure 4. V_{IX} Definition

[Table 12] Cross point voltage for differential input signals (CK, DQS)

Note :

1. Extended range for V_{IX} is only allowed for clock and if single-ended clock input signals CKand \overline{CK} are monotonic, have a single-ended swing V_{SEL} / V_{SEH} of at least $V_{DD}/2$ =/-250 mV, and the differential slew rate of CK-CK is larger than 3 V/ ns. Refer to table 11 on page 17 for V_{SEL} and V_{SEH} standard values.

8.5 Slew Rate Definition for Single Ended Input Signals

See 14.3 "Address / Command Setup, Hold and Derating" for single-ended slew rate definitions for address and command signals. See 14.4 "Data Setup, Hold and Slew Rate Derating" for single-ended slew rate definitions for data signals.tDH nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{H}(DC)$ min and the first crossing of V_{RFF}

8.6 Slew rate definition for Differential Input Signals

Input slew rate for differential signals (CK, \overline{CK} and DQS, \overline{DGS}) are defined and measured as shown in Table 13 and Figure 5.

[Table 13] Differential input slew rate definition

Note : The differential signal (i.e. CK - CK and DQS - DQS) must be linear between these thresholds

Figure 5. Differential Input Slew Rate definition for DQS, DQS and CK, CK

9.0 AC and DC Output Measurement Levels

9.1 Single Ended AC and DC Output Levels

[Table 14] Single Ended AC and DC output levels

Note : 1. The swing of +/-0.1 x V_{DDQ} is based on approximately 50% of the static single ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to V_{TT}=V_{DDO}/2.

9.2 Differential AC and DC Output Levels

[Table 15] Differential AC and DC output levels

Note : 1. The swing of +/-0.2xV_{DDQ} is based on approximately 50% of the static singel ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to V_{TT}=V_{DDO}/2 at each of the differential outputs.

9.3.Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL}(AC)$ and $V_{OH}(AC)$ for single ended signals as shown in Table 16 and figure 6.

[Table 16] Single Ended Output slew rate definition

Note : Output slew rate is verified by design and characterization, and may not be subject to production test.

[Table 17] Single Ended Output slew rate

Description : SR : Slew Rate

Q : Query Output (like in DQ, which stands for Data-in, Query-Output

se : Singe-ended Signals

For Ron = RZQ/7 setting

Figure 6. Single Ended Output Slew Rate definition

9.4 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between V_{OLdiff}(AC) and V_{OHdiff}(AC) for differential signals as shown inTable 18 and figure 7.

[Table 18] Differential Output slew rate definition

Note : Output slew rate is verified by design and characterization, and may not be subject to production test.

[Table 19] Differential Output slew rate

Description : SR : Slew Rate

Q : Query Output (like in DQ, which stands for Data-in, Query-Output

diff : Singe-ended Signals

For Ron = RZQ/7 setting

Figure 7. Differential Output Slew Rate definition

9.5 Reference Load for AC Timing and Output Slew Rate

Figure 8 represents the effective reference load of 25 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

It is not intended as a precise representation of any particular system environment of a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.

Figure 8. Reference Load for AC Timing and Output Slew Rate

9.6 Overshoot/Undershoot Specification

9.6.1 Address and Control Overshoot and Undershoot specifications

Figure 9. Address and Control Overshoot and Undershoot definition

9.6.2 Clock, Data, Strobe and Mask Overshoot and Undershoot specifications

Figure 10. Clock, Data, Strobe and Mask Overshoot and Undershoot definition

9.7 34 ohm Output Driver DC Electrical Characteristics

A functional representation of the output buffer is shown below. Output driver impedance RON is defined by the value of external reference resistor RZQ as follows:

 $RON₃₄ = RZQ/7$ (Nominal 34ohms +/- 10% with nominal RZQ=240ohm) $RON₄₀ = RZQ/6$ (Nominal 40ohms +/- 10% with nominal RZQ=240ohm)

The individual Pull-up and Pull-down resistors (RONpu and RONpd) are defined as follows

Output Driver : Definition of Voltages and Currents

Figure 11. Output Driver : Definition of Voltages and Currents

[Table 22] Output Driver DC Electrical Characteristics, assuming RZQ=240 ohms ; entire operating temperature range; after proper ZQ calibration

| RONnom | Resistor | Vout | Min | Nom | Max | Units | Notes |
|---|-----------------|---|------------|------------|------------|--------------|--------------|
| 340hms | RON34pd | V_{OLdc} = 0.2 x V_{DDQ} | 0.6 | 1.0 | 1.1 | RZQ/7 | 1,2,3 |
| | | V_{OMdc} = 0.5 x V_{DDQ} | 0.9 | 1.0 | 1.1 | | 1,2,3 |
| | | V_{OHdc} = 0.8 x V_{DDQ} | 0.9 | 1.0 | 1.4 | | 1, 2, 3 |
| | RON34pu | V_{OL} dc = 0.2 x V_{DDO} | 0.9 | 1.0 | 1.4 | | 1,2,3 |
| | | V_{OMdc} = 0.5 x V_{DDQ} | 0.9 | 1.0 | 1.1 | | 1,2,3 |
| | | V_{OHdc} = 0.8 x V_{DDQ} | 0.6 | 1.0 | 1.1 | | 1,2,3 |
| 40Ohms | RON40pd | V_{OLdc} = 0.2 x V_{DDQ} | 0.6 | 1.0 | 1.1 | RZQ/6 | 1,2,3 |
| | | V_{OMdc} = 0.5 x V_{DDQ} | 0.9 | 1.0 | 1.1 | | 1,2,3 |
| | | V_{OHdc} = 0.8 x V_{DDQ} | 0.9 | 1.0 | 1.4 | | 1,2,3 |
| | RON40pu | V_{OLdc} = 0.2 x V_{DDQ} | 0.9 | 1.0 | 1.4 | | 1,2,3 |
| | | V_{OMdc} = 0.5 x V_{DDQ} | 0.9 | 1.0 | 1.1 | | 1,2,3 |
| | | V_{OHdc} = 0.8 x V_{DDQ} | 0.6 | 1.0 | 1.1 | | 1,2,3 |
| Mismatch between Pull-up and Pull-down, MMpupd | | V_{OMdc} = 0.5 x V_{DDQ} | -10 | | 10 | $\%$ | 1,2,4 |

Note :

1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity

2. The tolerance limits are specified under the condition that $V_{DDQ} = V_{DD}$ and that $V_{SSQ} = V_{SS}$

3. Pull-down and pull-up output driver impedance are recommended to be calibrated at $0.5 \times V_{DDQ}$. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.2 X V_{DDQ} and 0.8 X V_{DDQ}

4. Measurement definition for mismatch between pull-up and pull-down, MMpupd: Measure RONpu and RONpd. both at $0.5 \times V_{DDG}$:

$$
MMpupd = \frac{RONpu \cdot RONpd}{RONnom} \times 100
$$

Downloaded from **[Arrow.com.](http://www.arrow.com)**

SAMSUNG

9.7.1 Output Drive Temperature and Voltage sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to table 23 and 24.

 ΔT = T - T(@calibration); ΔV = V_{DDQ} - V_{DDQ} (@calibration); V_{DD} = V_{DDQ}

*dR_{ON}dT and dR_{ON}dV are not subject to production test but are verified by design and characterization

[Table 23] Output Driver Sensitivity Definition

[Table 24] Output Driver Voltage and Temperature Sensitivity

9.8 On-Die Termination (ODT) Levels and I-V Characteristics

On-Die Termination effective resistance RTT is defined by bits A9, A6 and A2 of MR1 register.

ODT is applied to the DQ,DM, DQS/DQS and TDQS,TDQS (x8 devices only) pins.

A functional representation of the on-die termination is shown below. The individual pull-up and pull-down resistors (RTTpu and RTTpd) are defined as follows :

On-Die Termination : Definition of Voltages and Currents

Figure 12. On-Die Termination : Definition of Voltages and Currents

9.8.1 ODT DC electrical characteristics

Table 26 provides and overview of the ODT DC electrical characteristics. They values for RTT_{60pd120,} RTT_{60pu120}, RTT_{120pd240}, RTT_{120pu240}, RTT_{40pd80}, RTT_{40pu80,} RTT_{30pd60,} RTT_{30pu60,} RTT_{20pd40}, RTT_{20pu40} are not specification requirements, but can be used as design guide lines: **[Table 25] ODT DC Electrical characteristics, assuming RZQ=240 ohm +/- 1% entire operating temperature range; after proper ZQ calibration**.

Note :

- 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity
- 2. The tolerance limits are specified under the condition that $V_{DDQ} = V_{DD}$ and that $V_{SSQ} = V_{SS}$
- 3. Pull-down and pull-up ODT resistors are recommended to be calibrated at 0.5XV_{DDQ}. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at $0.2XV_{DDO}$ and $0.8XV_{DDO}$.
- 4. Not a specification requirement, but a design guide line

5. Measurement definition for RTT:

Apply V_{IH}(AC) to pin under test and measure current I(V_{IH}(AC)), then apply V_{IL}(AC) to pin under test and measure current I(V_{IL}(AC)) perspectively

RTT =
$$
\frac{V_{\text{IH}}(AC) - V_{\text{IL}}(AC)}{I(V_{\text{IH}}(AC)) - I(V_{\text{IL}}(AC))}
$$

6. Measurement definition for V_M and ΔV_M : Measure voltage (V_M) at test pin (midpoint) with no load

$$
\Delta V_{\text{M}} = \left(\begin{array}{cc} 2 \times V_{\text{M}} & -1 \\ V_{\text{DDQ}} & -1 \end{array}\right) \times 100
$$

9.8.2 ODT Temperature and Voltage sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to table below

 ΔT = T - T(@calibration); ΔV = V_{DDQ} - V_{DDQ} (@calibration); V_{DD} = V_{DDQ}

[Table 26] ODT Sensitivity Definition

[Table 27] ODT Voltage and Temperature Sensitivity

These parameters may not be subject to production test. They are verified by design and characterization.

9.9 ODT Timing Definitions

9.9.1 Test Load for ODT Timings

Different than for timing measurements, the reference load for ODT timings is defined in Figure 13.

9.9.2 ODT Timing Definition

Definitions for tAON, tAONPD, tAOF, tAOFPD and tADC are provided in Table 28 and subsequent figures. Measurement reference settings are provided in Table 29.

[Table 28] ODT Timing Definitions

[Table 29] Reference Settings for ODT Timing Measurements

Figure 15. Definition of tAONPD

Figure 16. Definition of tAOF

Figure 18. Definition of tADC

10.0 Idd Specification Parameters and Test Conditions

10.1 IDD Measurement Conditions

In this chapter, IDD and IDDQ measurement conditions such as test load and patterns are defined. Figure 19 shows the setup and test load for IDD and IDDQ measurements.

- **IDD currents** (such as IDD0, IDD1, IDD2N, IDD2NT, IDD2P0, IDD2P1, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, IDD5B, IDD6, IDD6ET, IDD6TC and IDD7) are measured as time-averaged currents with all V_{DD} balls of the DDR3 SDRAM under test tied together. Any IDDQ current is not included in IDD currents.
- **IDDQ currents** (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all V_{DDQ} balls of the DDR3 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.
- **Attention :** IDDQ values cannot be directly used to calculate IO power of the DDR3 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in Figure 20. In DRAM module application, IDDQ cannot be measured separately since V_{DD} and V_{DDQ} are using one merged-power layer in Module PCB.

For IDD and IDDQ measurements, the following definitions apply :

- "0" and "LOW" is defined as $V_{IN} \leq V_{IL}AC(max)$.
- "1" and "HIGH" is defined as V_{IN} >= $V_{IH}AC(min)$.
- "FLOATING" is defined as inputs are $V_{REF} = V_{DD} / 2$.
- Timings used for IDD and IDDQ Measurement-Loop Patterns are provided in Table 30.
- Basic IDD and IDDQ Measurement Conditions are described in Table 31.
- Detailed IDD and IDDQ Measurement-Loop Patterns are described in Table 31 through Table 39.
- IDD Measurements are done after properly initializing the DDR3 SDRAM. This includes but is not limited to setting
- RON = RZQ/7 (34 Ohm in MR1); Qoff = 0B (Output Buffer enabled in MR1);
- RTT_Nom = $RZQ/6$ (40 Ohm in MR1);
- RTT_Wr = RZQ/2 (120 Ohm in MR2); TDQS Feature disabled in MR1
-
- **Attention :** The IDD and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is started.
- Define $D = \{ \overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE} \}$:= {HIGH, LOW, LOW, LOW}
- Define \overline{D} = { \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} } := {HIGH, HIGH, HIGH, HIGH}

10.2 IDD Specifications definition

Timing parameters are listed in the following table:

[Table 30] For IDD testing the following parameters are utilized.

[Table 31] Basic IDD and IDDQ Measurement Conditions.

[Table 31] Basic IDD and IDDQ Measurement Conditions.

a) Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B

b) Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT_Nom enable: set MR1 A[9,6,2] = 011B; RTT_Wr enable: set MR2 A[10,9] = 10B c) Pecharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12=1B for Fast Exit

d) Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature

e) Self-Refresh Temperature Range (SRT): set MR2 A7=0B for normal or 1B for extended temperature range

f) Refer to DRAM supplier data sheet and/or DIMM SPD to determine if optional features or requirements are supported by DDR3 SDRAM device

10.2 IDD and IDDQ Specifications

Editorial Instruction: Chapter 10.2 in JESD79-3B in principal stays at it is. See Reference Material at the end of this ballot.

Only the following changes will be done to Chapter 10.2:

Table 53 "IDD Specification Example 512M DDR3", add the following Rows:

- Between IDD2N and IDD2Q: Add 2 rows (one for x4/x8, one for x16) with a straddled cell for Symbol "IDD2NT".

- Between IDD2NT (as inserted with above bullet) and IDD2Q: Add 2 rows (one for x4/x8, one for x16) with a straddled cell for Symbol 'IDDQ2NT".

- Between IDD4R and IDD4W: Add 3 rows (one for x4, one for x8 and one for x16) with a straddled cell for Symbol "IDDQ4R".

Figure 19 : Measurement Setup and Test Load for IDD and IDDQ (optional) Measurements [Note: DIMM level Output test load condition may be different from above]

Figure 20 :Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement.

[Table 32] IDD0 Measurement - Loop Pattern1

Note

1. DM must be driben LOW all the time. DQS, DQS are used according to RD Commands, otherwise MID-LEVEL.
2. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.

[Table 33] IDD1 Measurement - Loop Pattern1

Note :

1. DM must be driven LOW all the time. DQS, DQS are used according to RD Commands, otherwise MID-LEVEL.

[Table 34] IDD2 and IDD3N Measurement - Loop Pattern1

Note :

1. DM must be driven Low all the time. DQS, DQS are MID-LEVEL.

[Table 35] IDD2NT and IDDQ2NT Measurement - Loop Pattern1

Note :

1. DM must be driven Low all the time. DQS, DQS are MID-LEVEL.

[Table 36] IDD4R and IDDQ4R Measurement - Loop Pattern1

Note :

1. DM must be driven LOW all the time. DQS, \overline{DQS} are used according to WR Commands, otherwise MID-LEVEL.
2. Burst Sequence driven on each DQ signal by Write Command. Outside burst operation, DQ signals are MID-LEVEL.

[Table 37] IDD4W Measurement - Loop Pattern1

Note :

1. DM must be driven LOW all the time. DQS, DQS are used according to WR Commands, otherwise MID-LEVEL.

[Table 38] IDD5B Measurement - Loop Pattern¹

Note :

1. DM must be driven LOW all the time. DQS, DQS are MID-LEVEL.

[Table 39] IDD7 Measurement - Loop Pattern1

Note :

1. DM must be driven LOW all the time. DQS, \overline{DQS} are used according to RD Commands, otheerwise MID-LEVEL.
2. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation. DQ signals are MID-LEVEL.

11.0 2Gb DDR3 SDRAM B-die IDD Spec Table

[Table 40] IDD Specification for 2Gb DDR3 B-die

[Table 40] IDD Specification for 2Gb DDR3 B-die(Cont.)

12.0 Input/Output Capacitance

[Table 41] Input / Output Capacitance

Note :

1. Although the DM, TDQS and TDQS pins have different functions, the loading matches DQ and DQS

2. This parameter is not subject to production test. It is verified by design and characterization.

The capacitance is measured according to JEP147("PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER(VNA)") with V_{DD} , V_{DDQ} , V_{SS} , V_{SSQ} applied and all other pins floating (except the pin under test, CKE, $\overline{\sf{RESET}}$ and ODT as necessary).

 V_{DD} =V_{DDQ}=1.5V, V_{BIAS}=V_{DD}/2 and on-die termination off.

3. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here

4. Absolute value of CCK-CCK

5. Absolute value of CIO(DQS)-CIO(DQS)

6. CI applies to ODT, CS, CKE, A0-A15, BA0-BA2, RAS, CAS, WE.

7. CDI_CTRL applies to ODT, CS and CKE

8. CDI_CTRL=CI(CTRL)-0.5*(CI(CLK)+CI(CLK))

9. CDI_ADD_CMD applies to A0-A15, BA0-BA2, RAS, CAS and WE

10. CDI_ADD_CMD=CI(ADD_CMD) - 0.5*(CI(CLK)+CI(CLK))

11. CDIO=CIO(DQ,DM) - 0.5*(CIO(DQS)+CIO(DQS))

12. Maximum external load capacitance on ZQ pin: 5pF

13.0 Electrical Characteristics and AC timing for DDR3-800 to DDR3-1600

13.1 Clock specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the DDR3 SDRAM device.

13.1.1 Definition for tCK (avg)

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

13.1.2 Definition for tCK (abs)

tCK(abs) is the absolute clock period, as measured from one rising edge to the next consecutive rising edge. tCK(abs) is not subject to production test.

13.1.3 Definition for tCH(avg) and tCL(avg)

tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses: tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses:

13.1.4 Definition for note for tJIT(per), tJIT(per,lck)

tJIT(per) is defined as the largest deviation of any single tCK from tCK(avg). tJIT(per) = min/max of {tCKi-tCK(avg) where i=1 to 200} tJIT(per) defines the single period jitter when the DLL is already locked.

tJIT(per,lck) uses the same definition for single period jitter, during the DLL locking period only.

tJIT(per) and tJIT(per,lck) are not subject to production test.

13.1.5 Definition for tJIT(cc), tJIT(cc,lck)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles: tJIT(cc) = Max of {tCKi+1-tCKi} tJIT(cc) defines the cycle to cycle jitter when the DLL is already locked. tJIT(cc,lck) uses the same definition for cycle to cycle jitter, during the DLL locking period only.

tJIT(cc) and tJIT(cc,lck) are not subject to production test.

13.1.6 Definition for tERR(nper)

tERR is defined as the cumulative error across n multiple consecutive cycles from tCK(avg). tERR is not subject to production test.

13.2 Refresh Parameters by Device Density

[Table 42] Refresh parameters by device density

Note :

1. Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material.

13.3 Speed Bins and CL, tRCD, tRP, tRC and tRAS for corresponding Bin

DDR3 SDRAM Speed Bins include tCK, tRCD, tRP, tRAS and tRC for each corresponding bin.

[Table 43] DDR3-800 Speed Bins

[Table 44] DDR3-1066 Speed Bins

[Table 45] DDR3-1333 Speed Bins

[Table 46] DDR3-1600 Speed Bins

13.3.1 Speed Bin Table Notes

Absolute Specification (T_{OPER}; $V_{DDQ} = V_{DD} = 1.5V + 0.075 V$); Note :

- 1. The CL setting and CWL setting result in tCK(AVG).MIN and tCK(AVG).MAX requirements. When making a selection of tCK(AVG), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
- 2. tCK(AVG).MIN limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(AVG) value (2.5, 1.875, 1.5, or 1.25 ns) when calculating CL [nCK] = tAA [ns] / tCK(AVG) [ns], rounding up to the next "SupportedCL".
- 3. tCK(AVG).MAX limits: Calculate tCK(AVG) = tAA.MAX / CL SELECTED and round the resulting tCK(AVG) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is tCK(AVG).MAX corresponding to CL SELECTED.
- 4. "Reserved" settings are not allowed. User must program a different value.
- 5. "Optional" settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to supplier's data sheet and/ or the DIMM SPD information if and how this setting is supported.
- 6. Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 7. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 8. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- 9. For devices supporting optional downshift to CL=7 and CL=9, tAA/tRCD/tRP min must be 13.125 ns or lower. SPD settings must be programmed to match. For example, DDR3-1333(CL9) devices supporting downshift to DDR3-1066(CL7) should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3-1600(CL11) devices supporting downshift to DDR3-1333(CL9) or DDR3-1066(CL7) should program 13.125 ns in SPD bytes for tAAmin (Byte16), tRCDmin (Byte 18), and tRPmin (Byte 20). Once tRP (Byte 20) is programmed to 13.125ns, tRCmin (Byte 21,23) also should be programmed accodingly. For example, 49.125ns (tRASmin + tRPmin=36ns+13.125ns) for DDR3-1333(CL9) and 48.125ns (tRASmin+tRPmin=35ns+13.125ns) for DDR3-1600(CL11).

14.0 Timing Parameters by Speed Grade

[Table 47] Timing Parameters by Speed Bin

[Table 47] Timing Parameters by Speed Bin (Cont.)

[Table 47] Timing Parameters by Speed Bin (Cont.)

14.1 Jitter Notes

- Specific Note a Unit 'tCK(avg)' represents the actual tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.ex) tMRD = 4 [nCK] means; if one Mode Register Set command is registered at Tm, another Mode Register Set command may be registered at Tm+4, even if (Tm+4 - Tm) is 4 x tCK(avg) + tERR(4per),min.
- **Specific Note b** These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK/CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- **Specific Note c** These parameters are measured from a data strobe signal (DQS(L/U), DQS(L/U)) crossing to its respective clock signal (CK, CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- **Specific Note d** These parameters are measured from a data signal (DM(L/U), DQ(L/U)0, DQ(L/U)1, etc.) transition edge to its respective data strobe signal (DQS(L/U), DQS(L/U)) crossing. Specific Note e For these parameters, the DDR3 SDRAM device supports tnPARAM [nCK] = RU{ tPARAM [ns] / tCK(avg) [ns] }, which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support tnRP = RU{tRP / tCK(avg)}, which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR3-800 6-6-6, of which tRP = 15ns, the device will support tnRP = RU{tRP / tCK(avg)} = 6, as long as the input clock jitter specifications are met, i.e. Precharge command at Tm and Active command at Tm+6 is valid even if (Tm+6 - Tm) is less than 15ns due to input clock jitter.
- **Specific Note f** When the device is operated with input clock jitter, this parameter needs to be derated by the actual tERR(mper),act of the input clock, where $2 \le m \le 12$. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR3-800 SDRAM has tERR(mper),act,min = - 172 ps and tERR(mper),act,max = + 193 ps, then tDQSCK,min(derated) = tDQSCK,min - tERR(mper),act,max = - 400 ps - 193 ps = - 593 ps and tDQSCK,max(derated) = tDQSCK,max - tERR(mper),act,min = 400 ps + 172 ps = + 572 ps. Similarly, tLZ(DQ) for DDR3-800 derates to tLZ(DQ),min(derated) = - 800 ps - 193 ps = - 993 ps and tLZ(DQ), max(derated) = 400 ps + 172 ps = + 572 ps. (Caution on the min/max usage!) Note that tERR(mper), act, min is the minimum measured value of tERR(nper) where $2 \le n \le n$ 12, and $tERR(mper)$, act, max is the maximum measured value of $tERR(nper)$ where $2 \le n \le 12$.
- **Specific Note g** When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJIT(per),act of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR3-800 SDRAM has tCK(avg),act = 2500 ps, t JIT(per),act,min = - 72 ps and t JIT(per),act,max = + 93 ps, then t RPRE,min(derated) = t RPRE,min + t JIT(per),act,min = 0.9 x tCK(avg),act + tJIT(per),act,min = 0.9 x 2500 ps - 72 ps = + 2178 ps. Similarly, tQH,min(derated) = tQH,min + tJIT(per),act,min = $0.38 \times tCK(\text{avg})$,act + tJIT(per),act,min = 0.38×2500 ps - 72 ps = + 878 ps. (Caution on the min/max usage!)

14.2 Timing Parameter Notes

- 1. Actual value dependant upon measurement level definitions which are TBD.
- 2. Commands requiring a locked DLL are: READ (and RAP) and synchronous ODT commands.
- 3. The max values are system dependent.
- 4. WR as programmed in mode register
- 5. Value must be rounded-up to next higher integer value
- 6. There is no maximum cycle time limit besides the need to satisfy the refresh interval, tREFI.
- 7. For definition of RTT turn-on time tAON see "Device Operation"
- 8. For definition of RTT turn-off time tAOF see "Device Operation".
- 9. tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR / tCK to the next integer.
- 10. WR in clock cycles as programmed in MR0
- 11. The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZ(DQS)max on the right side. See 'Device Operation'
- 12. Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by TBD
- 13. Value is valid for RON34
- 14. Single ended signal parameter. Refer to chapter 8 and chapter 9 for definition and measurement method.
- 15. tREFI depends on T_{OPER}
- 16. tIS(base) and tIH(base) values are for 1V/ns CMD/ADD single-ended slew rate and 2V/ns CK, CK differential slew rate, Note for DQ and DM signals, $V_{REF}(DC) = V_{REF}DQ(DC)$. FOr input only pins except RESET, $V_{REF}(DC) = V_{REF}CA(DC)$. See "Address/ Command Setup, Hold and Derating".
- 17. tDS(base) and tDH(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS, DQS differential slew rate. Note for DQ and DM signals, V_{REF}(DC)= V_{REF}DQ(DC). For input only pins except RESET, V_{REF}(DC)=V_{REF}CA(DC). See "Data Setup, Hold and Slew Rate Derating".
- 18. Start of internal write transaction is definited as follows ; For BL8 (fixed by MRS and on-the-fly) : Rising clock edge 4 clock cycles after WL. For BC4 (on-the-fly) : Rising clock edge 4 clock cycles after WL For BC4 (fixed by MRS) : Rising clock edge 2 clock cycles after WL
- 19. The maximum read preamble is bound by tLZDQS(min) on the left side and tDQSCK(max) on the right side. See "Device Operation"
- 20. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operations.
- 21. Altough CKE is allowed to be registered LOW after a REFRESH command once tREFPDEN(min) is satisfied, there are cases where additional time such as tXPDLL(min) is also required. See "Device Operation".
- . Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.

ject to in the application, is illustrated. The interval could be defined by the following formula:

23. One ZQCS command can effectively correct a minimum of 0.5 % (ZQCorrection) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the 'Output Driver Voltage and Temperature Sensitivity' and 'ODT Voltage and Temperature Sensitivity' tables. The appropriate interval between ZQCS commands can be determined from these tables and other application specific parameters. One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the SDRAM is sub-

ZQCorrection

(TSens x Tdriftrate) + (VSens x Vdriftrate)

where TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.

For example, if TSens = 1.5% /°C, VSens = 0.15% / mV, Tdriftrate = 1°C / sec and Vdriftrate = 15 mV / sec, then the interval between ZQCS commands is calculated as:

$$
\frac{0.5}{(1.5 \times 1) + (0.15 \times 15)} = 0.133 \approx 128 \text{ms}
$$

24. n = from 13 cycles to 50 cycles. This row defines 38 parameters.

25. tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.

26. tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.

27. The tIS(base) AC150 specifications are adjusted from the tIS(base) specification by adding an additional 100 ps of derating to accommodate for the lower alternate threshold of 150 mV and another 25 ps to account for the earlier reference point [(175 mv - 150 mV) / 1 V/ns].

28. Pulse width of a input signal is defined as the width between the first crossing of $V_{REF}(DC)$ and the consecutive crossing of $V_{REF}(DC)$

29. tDQSL describes the instantaneous differential input low pulse width on DQS-DQS, as measured from one falling edge to the next consecutive rising edge.

30. tDQSH describes the instantaneous differential input high pulse width on DQS-DQS, as measured from one rising edge to the next consecutive falling edge.

31. tDQSH, act + tDQSL, act = 1 tCK, act ; with tXYZ, act being the actual measured value of the respective timing parameter in the application.

14.3 Address / Command Setup, Hold and Derating:

For all input signals the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value (see Table 48) to the ∆tIS and ∆tIH derating value (see Table 49) respectively.

Example: tIS (total setup time) = tIS(base) + ∆tIS Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF}(DC)$ and the first crossing of $V_{IH}(AC)$ min. Setup (tIS) nominal slew rate for a falling signal is defined as

the slew rate between the last crossing of V_{REF}(DC) and the first crossing of V_{IL}(AC)max. If the actual signal is always earlier than the nominal slew rate line between shaded 'V_{REF}(DC) to ac region', use nominal slew rate for derating value (see Figure 23). If the actual signal is later than the nominal slew rate line anywhere between shaded 'V_{RFF}(DC) to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 25).

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of V_{IL}(DC)max and the first crossing of V_{REF}(DC). Hold (tlH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of V_{IH}(DC)min and the first crossing of V_{REF}(DC). If the actual signal is always later than the nominal slew rate line between shaded 'dc to $V_{REF}(DC)$ region', use nominal slew rate for derating value (see Figure 24). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{REF}(DC)$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{REF}(DC)$ level is used for derating value (see Figure 26).

For a valid transition the input signal has to remain above/below $V_{H/II}$ (AC) for some time tVAC (see Table 50).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{H/IL}(AC)$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{H/IL}(AC)$.

For slew rates in between the values listed in Table 51, the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

[Table 48] ADD/CMD Setup and Hold Base-Values for 1V/ns

Note : AC/DC referenced for 1V/ns DQ-slew rate and 2V/ns DQS slew rate

Note : The tIS(base)-AC150 specifications are further adjusted to add an addi-tional 100ps of derating to accommodate for the lower alternate thresh-old of 150mV and another 25ps to acccount for the earlier reference point [(175mv-150mV)/1 V/ns].

[Table 49] Derating values DDR3-800/1066/1333/1600 tIS/tIH-ac/dc based

[Table 50] Derating values DDR3-1333/1600 tIS/tIH-ac/dc based - Alternate AC150 Threshold

[Table 51] Required time t_{VAC} above V_{IH}(AC) {blow V_{IL}(AC)} for valid transition

Figure 21 - Illustration of nominal slew rate and tVAC for setup time tDS (for DQ with respect to strobe) and tIS (for ADD/CMD with respect to clock).

Figure 22 - Illustration of nominal slew rate for hold time tDH (for DQ with respect to strobe) and tIH (for ADD/CMD with respect to clock).

Figure 23. Illustration of tangent line for setup time tDS (for DQ with respect to strobe) and tIS (for ADD/CMD with respect to clock)

Figure 24 - Illustration of tangent line for hold time tDH (for DQ with respect to strobe) and tIH (for ADD/CMD with respect to clock)

14.4 Data Setup, Hold and Slew Rate Derating:

For all input signals the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS(base) and tDH(base) value (see Table 52) to the ∆ tDS and ∆tDH (see Table 53) derating value respectively. Example: tDS (total setup time) = tDS(base) + ∆tDS.

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF}(DC)$ and the first crossing of $V_{HH}(AC)$ min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of V_{REF}(DC) and the first crossing of V_{IL}(AC)max (see Figure 25). If the actual signal is always earlier than the nominal slew rate line between shaded 'V_{REF}(DC) to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere

between shaded 'V_{REF}(DC) to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 27).

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of V_{II} (DC)max and the first crossing of V_{RFF}(DC). Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_H(DC)$ min and the first crossing of $V_{RFF}(DC)$ (see Figure 26). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to $V_{RF}(DC)$ region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{REF}(DC)$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{REF}(DC)$ level is used for derating value (see Figure 28).

For a valid transition the input signal has to remain above/below $V_{H/IL}(AC)$ for some time tVAC (see Table 54).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{H/II}(AC)$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{H/IL}(AC)$.

For slew rates in between the values listed in the tables the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization

[Table 52] Data Setup and Hold Base-Value

Note : AC/DC referenced for 1V/ns DQ-slew rate and 2 V/ns DQS slew rate)

[Table 53] Derating values DDR3-800/1066/1333/1600 tIS/tIH-ac/dc based

Note : a. Cell contents shaded in red are defined as 'not supported'.

[Table 54] Required time t_{VAC} above $V_{H}(AC)$ {blow $V_{H}(AC)$ } for valid transition

Figure 25 - Illustration of nominal slew rate and tVAC for setup time tDS (for DQ with respect to strobe) and tIS (for ADD/CMD with respect to clock).

Figure 26 - Illustration of nominal slew rate for hold time tDH (for DQ with respect to strobe) and tIH (for ADD/CMD with respect to clock).

Figure 27 - Illustration of tangent line for setup time tDS (for DQ with respect to strobe) and tIS (for ADD/CMD with respect to clock)

Figure 28 - Illustration of tangent line for hold time tDH (for DQ with respect to strobe) and tIH (for ADD/CMD with respect to clock)

