# **Document Title**

512Kx8 Bit High Speed Static RAM(3.3V Operating).
Operated at Commercial and Industrial Temperature Ranges.

# **Revision History**

RevNo.	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0	Initial release with Preliminary.	Aug. 20. 2001	Preliminary
Rev. 0.1	Add Low Ver.	Sep. 19. 2001	Preliminary
Rev. 0.2	Change Icc, Isb and Isb1	Nov. 3. 2001	Preliminary

Ite	m	Previous	Current
	8ns	110mA	80mA
	10ns	90mA	65mA
ICC(Commercial)	12ns	80mA	55mA
	15ns	70mA	45mA
	8ns	130mA	100mA
	10ns	115mA	85mA
ICC(Industrial)	12ns	100mA	75mA
	15ns	85mA	65mA
ISB ISB1(L-ver.)		30mA	20mA
		0.5mA	1.2mA

Rev. 0.3

- 1. Correct AC parameters : Read & Write Cycle mA
- 2. Delete Low Ver.
- 3. Delete Data Retention Characteristics

Rev. 1.0

- 1. Delete 12ns,15ns speed bin.
- Change Icc for Industrial mode.

ICC(Industrial)	Item		Previous	Current
ICC(Iliuustidi) 10no 05mA 75mA	ICC(Industrial)	8ns	100mA	90mA
TOTIS OSTITA / JOHA	ICC(Industrial)	10ns	85mA	75mA

Rev. 2.0

1. Add the Lead Free Package type.

July. 26, 2004 Final

Preliminary

Final

Nov.23, 2001

Dec.18. 2001

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



# 4Mb Async. Fast SRAM Ordering Information

Org.	Part Number	VDD(V)	Speed ( ns )	PKG	Temp. & Power
1M x4	K6R4004C1D-J(K)C(I) 10	5	10	J : 32-SOJ	
TIVI X4	K6R4004V1D-J(K)C(I) 08/10	3.3	8/10	K : 32-SOJ(LF)	C : Commercial Temperature ,Normal Power Range
	K6R4008C1D-J(K,T,U)C(I) 10	5	10	J: 36-SOJ K: 36-SOJ(LF) T: 44-TSOP2 U: 44-TSOP2(LF)	I : Industrial Temperature ,Normal Power Range
512K x8	K6R4008V1D-J(K,T,U)C(I) 08/10	3.3	8/10		L : Commercial Temperature ,Low Power Range
	K6R4016C1D-J(K,T,U,E)C(I) 10	5	10	J : 44-SOJ K : 44-SOJ(LF)	P : Industrial Temperature ,Low Power Range
256K x16	K6R4016V1D-J(K,T,U,E)C(I,L,P) 08/10	3.3	8/10	T : 44-TSOP2 U : 44-TSOP2(LF) E : 48-TBGA	,



# 512K x 8 Bit High-Speed CMOS Static RAM

#### **FEATURES**

- Fast Access Time 8,10ns(Max.)
- Low Power Dissipation

Standby (TTL) : 20mA(Max.) (CMOS) : 5mA(Max.)

Operating K6R4008V1D-08:80mA(Max.)

K6R4008V1D-10:65mA(Max.)

- Single 3.3 ±0.3V Power Supply
- · TTL Compatible Inputs and Outputs
- Fully Static Operation
  - No Clock or Refresh required
- · Three State Outputs
- · Center Power/Ground Pin Configuration
- · Standard Pin Configuration

K6R4008V1D-J: 36-SOJ-400

K6R4008V1D-K: 36-SOJ-400(Lead-Free) K6R4008V1D-T: 44-TSOP2-400BF


K6R4008V1D-U: 44-TSOP2-400BF(Lead-Free)

• Operating in Commercial and Industrial Temperature range.

#### **GENERAL DESCRIPTION**


The K6R4008V1D is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits. The K6R4008V1D uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4008V1D is packaged in a 400 mil 36-pin plastic SOJ and 44-pin plastic TSOP type II.

### **FUNCTIONAL BLOCK DIAGRAM**





## PIN CONFIGURATION (Top View)



N.C N.C	1	0	44 43	N.C N.C
A0	3		42	N.C
A1	4		41	A18
A2	5		40	A17
Аз	6		39	A16
A4	7		38	A15
CS	8		37	OE
I/O1	9		36	I/O8
I/O2	10		35	I/O7
Vcc	11	44-TSOP2	34	Vss
Vss	12		33	Vcc
I/O3	13		32	I/O6
I/O4	14		31	I/O5
WE	15		30	A14
A5	16		29	A13
A6	17		28	A12
A7	18		27	A11
A8	19		26	A10
<b>A</b> 9	20		25	N.C
N.C	21		24	N.C
N.C	22		23	N.C

## **PIN FUNCTION**

Pin Name	Pin Function
A0 - A18	Address Inputs
WE	Write Enable
CS	Chip Select
ŌE	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection

## **ABSOLUTE MAXIMUM RATINGS\***

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss		VIN, VOUT	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss		Vcc	-0.5 to 4.6	V
Power Dissipation		PD	1.0	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
	Industrial	TA	-40 to 85	°C

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



# RECOMMENDED DC OPERATING CONDITIONS\*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.0	-	Vcc+0.3***	V
Input Low Voltage	VIL	-0.3**	-	0.8	V

<sup>\*</sup> The above parameters are also guaranteed at industrial temperature range. 
\*\*  $V_{IL}(Min)$  = -2.0V a.c(Pulse Width  $\leq$  8ns) for I  $\leq$  20mA. 
\*\*\*  $V_{IH}(Max)$  =  $V_{CC}$  + 2.0V a.c (Pulse Width  $\leq$  8ns) for I  $\leq$  20mA

## DC AND OPERATING CHARACTERISTICS\*(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Condition	s		Min	Max	Unit
Input Leakage Current	lu	VIN=Vss to Vcc			-2	2	μΑ
Output Leakage Current	llo	CS=VIH or OE=VIH or WE=VIL Vout=Vss to Vcc			-2	2	μА
Operating Current	<u></u>		Com.	8ns	-	80	mA
CS=VII		CS=VIL, VIN=VIH or VIL, IOUT=0mA		10ns	-	65	
			Ind.	8ns	-	90	
				10ns	-	75	
Standby Current	Isb	Min. Cycle, CS=Vін			-	20	mA
	Isb1 f=0MHz, CS≥Vcc-0.2V, Vin≥Vcc-0.2V or Vin≤0.2V			-	5		
Output Low Voltage Level	Vol	IoL=8mA			-	0.4	V
Output High Voltage Level	Vон	IOH=-4mA			2.4	1	V

<sup>\*</sup> The above parameters are also guaranteed at industrial temperature range.

## CAPACITANCE\*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	CI/O	V1/0=0V	-	8	pF
Input Capacitance	Cin	VIN=0V	-	6	pF

<sup>\*</sup> Capacitance is sampled and not 100% tested.




## AC CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise noted.)

#### **TEST CONDITIONS\***


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

<sup>\*</sup>The above test conditions are also applied at industrial temperature range.

Output Loads(A)



Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



### **READ CYCLE\***

Parameter	Cumbal	K6R400	8V1D-08	K6R400	8V1D-10	l lmi4
	Symbol	Min	Max	Min	Max	Unit
Read Cycle Time	trc	8	-	10	-	ns
Address Access Time	taa	-	8	-	10	ns
Chip Select to Output	tco	-	8	-	10	ns
Output Enable to Valid Output	toe	-	4	-	5	ns
Chip Enable to Low-Z Output	tız	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	4	0	5	ns
Output Disable to High-Z Output	tonz	0	4	0	5	ns
Output Hold from Address Change	tон	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	ns
Chip Selection to Power DownTime	tpD	-	8	-	10	ns

 $<sup>^{\</sup>star}$  The above parameters are also guaranteed at industrial temperature range.



<sup>\*</sup> Capacitive Load consists of all components of the test environment.

<sup>\*</sup> Including Scope and Jig Capacitance

**CMOS SRAM** K6R4008V1D


#### **WRITE CYCLE\***

Parameter	Symbol	K6R4008V1D-08		K6R4008V1D-10		I I m i 4
		Min	Max	Min	Max	Unit
Write Cycle Time	twc	8	-	10	-	ns
Chip Select to End of Write	tcw	6	-	7	-	ns
Address Set-up Time	tas	0	-	0	-	ns
Address Valid to End of Write	taw	6	-	7	-	ns
Write Pulse Width(OE High)	twp	6	-	7	-	ns
Write Pulse Width(OE Low)	twP1	8	-	10	-	ns
Write Recovery Time	twr	0	-	0	-	ns
Write to Output High-Z	twnz	0	4	0	5	ns
Data to Write Time Overlap	tow	4	-	5	-	ns
Data Hold from Write Time	tDH	0	-	0	-	ns
End of Write to Output Low-Z	tow	3	-	3	-	ns


<sup>\*</sup> The above parameters are also guaranteed at industrial temperature range.

#### **TIMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS} = \overline{OE} = V_{IL}$ ,  $\overline{WE} = V_{IH}$ )



#### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




### NOTES(WRITE CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested. 6. Device is continuously selected with  $\overline{CS} = V_{IL}$ .
- 7. Address valid prior to coincident with  $\overline{\text{CS}}$  transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.




## TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)



## TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



## TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)





**CMOS SRAM** K6R4008V1D

#### NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.

  2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition  $\overline{\text{CS}}$  going high or  $\overline{\text{WE}}$  going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of CS going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. two is measured from the end of write to the address change. two applied in case a write ends as  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going high.
- 6. If  $\overline{OE}$ ,  $\overline{CS}$  and  $\overline{WE}$  are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

  8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.

  9. Dout is the read data of the new address.

- 10. When  $\overline{\text{CS}}$  is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

#### **FUNCTIONAL DESCRIPTION**

CS	WE	OE	Mode	I/O Pin	Supply Current
Н	X	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	Icc
L	L	Х	Write	Din	Icc

<sup>\*</sup> X means Don't Care.



## **PACKAGE DIMENSIONS**

Units:millimeters/Inches

#### 36-SOJ-400

