4M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA

FEATURES

- 3.0V & 3.3V power supply.
- · LVCMOS compatible with multiplexed address.
- · Four banks operation.
- · MRS cycle with address key programs.
 - -. CAS latency (1, 2 & 3).
 - -. Burst length (1, 2, 4, 8 & Full page).
 - -. Burst type (Sequential & Interleave).
- EMRS cycle with address key programs.
- All inputs are sampled at the positive going edge of the system clock
- · Burst read single-bit write operation.
- · Special Function Support.
 - -. PASR (Partial Array Self Refresh).
 - -. Internal TCSR (Temperature Compensated Self Refresh)
 - -. DS (Driver Strength)
- · DQM for masking.
- · Auto refresh.
- 64ms refresh period (8K cycle).
- Commercial Temperature Operation (-25°C ~ 70°C).
- Extended Temperature Operation (-25°C ~ 85°C).
- 54Balls FBGA (-RXXX -Pb, -BXXX -Pb Free).

GENERAL DESCRIPTION

The K4M561633G is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 4,196,304 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
K4M561633G-R(B)N/G/L/F75	133MHz(CL3), 111MHz(CL2)		
K4M561633G-R(B)N/G/L/F1H	111MHz(CL2)	LVCMOS	54 FBGA Pb (Pb Free)
K4M561633G-R(B)N/G/L/F1L	111MHz(CL=3)*1, 83MHz(CL2)		

- R(B)N/G: Low Power, Extended Temperature(-25°C ~ 85°C)
- R(B)L/F: Low Power, Commercial Temperature(-25°C ~ 70°C)

NOTES

1. In case of 40MHz Frequency, CL1 can be supported.

Address configuration

Organization	Bank	Row	Column Address	
16Mx16	BA0,BA1	A0 - A12	A0 - A8	

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.


1. For updates or additional information about Samsung products, contact your nearest Samsung office.

2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.




January 2006

FUNCTIONAL BLOCK DIAGRAM





Package Dimension and Pin Configuration




<	Тор	View ²	>
---	-----	-------------------	---

54Ball(6x9) FBGA							
	1	2	3	7	8	9	
Α	VSS	DQ15	VSSQ	VDDQ	DQ0	VDD	
В	DQ14	DQ13	VDDQ	VSSQ	DQ2	DQ1	
С	DQ12	DQ11	VSSQ	VDDQ	DQ4	DQ3	
D	DQ10	DQ9	VDDQ	VSSQ	DQ6	DQ5	
Е	DQ8	NC	VSS	VDD	LDQM	DQ7	
F	UDQM	CLK	CKE	CAS	RAS	WE	
G	A12	A11	A9	BA0	BA1	CS	
Н	A8	A7	A6	A0	A1	A10	
J	VSS	A5	A4	А3	A2	VDD	

Pin Name	Pin Function
CLK	System Clock
CS	Chip Select
CKE	Clock Enable
A0 ~ A12	Address
BA ₀ ~ BA ₁	Bank Select Address
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
L(U)DQM	Data Input/Output Mask
DQ0 ~ 15	Data Input/Output
VDD/Vss	Power Supply/Ground

Data Output Power/Ground

VDDQ/Vssq



< Top View *2 >

#A1 Ball Origin Indicator

SEC Week XXXX K4M561633G

ſι	Jnit	:m	ml

Symbol	Min	Тур	Max
Α	-	-	1.00
A ₁	0.25	-	-
Е	7.9	8.0	8.1
E ₁	-	6.40	-
D	10.9	11.0	11.1
D ₁	-	6.40	-
е	-	0.80	-
b	0.45	0.50	0.55
Z	-	-	0.10



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	PD	1.0	W
Short circuit current	los	50	mA

NOTES:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = -25 ~ 85°C for Extended, -25 ~ 70°C for Commercial)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Cupply voltage	VDD	2.7	3.0	3.6	V	1
Supply voltage	VDDQ	2.7	3.0	3.6	V	1
Input logic high voltage	ViH	2.2	3.0	VDDQ + 0.3	V	2
Input logic low voltage	VIL	-0.3	0	0.5	V	3
Output logic high voltage	Voн	2.4	-	-	V	Iон = -2mA
Output logic low voltage	VoL	-	-	0.4	V	IoL = 2mA
Input leakage current	lц	-10	-	10	uA	4

NOTES:

- 1. Under all conditions VDDQ must be less than or equal to VDD.
- 2. VIH (max) = 5.3V AC.The overshoot voltage duration is ≤ 3ns. 3. VIL (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.
- 4. Any input $0V \le VIN \le VDDQ$.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.

5. Dout is disabled, $0V \le VOUT \le VDDQ$.

CAPACITANCE (VDD = 3.0V & 3.3V, TA = 23°C, f = 1MHz, VREF = $0.9V \pm 50$ mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	Cclk	1.5	3.5	pF	
RAS, CAS, WE, CS, CKE, DQM	CIN	1.5	3.0	pF	
Address	CADD	1.5	3.0	pF	
DQ0 ~ DQ15	Соит	2.0	4.5	pF	



DC CHARACTERISTICS

Recommended operating conditions (Voltage referenced to Vss = 0V, Ta = -25 to $85^{\circ}C$ for Extended, -25 to $70^{\circ}C$ for Commercial)

Donomoton	Comple al	Too	4 0 - 11			Versio	n	Unit	Note
Parameter	Symbol	ies	t Condi	tion	-75	-1H	-1L	Unit	Note
Operating Current (One Bank Active)	Icc1	Burst length = 1 tRC ≥ tRC(min) Io = 0 mA	$trc \ge trc(min)$ $trc \ge trc(min)$			80	80	mA	1
Precharge Standby Current in	Icc2P	CKE ≤ VIL(max), tcc = 10ns			1.0			- mA	
power-down mode	Icc2PS	CKE & CLK ≤ VIL(m	ax), tcc	= ∞		1.0		IIIA	
Precharge Standby Current	Icc2N		CKE \geq V _{IH} (min), $\overline{CS} \geq$ V _{IH} (min), tcc = 10ns nput signals are changed one time during 20ns					A	
in non power-down mode	Icc2NS		$KE \ge VIH(min)$, $CLK \le VIL(max)$, $tcc = \infty$ uput signals are stable					→ mA	
Active Standby Current	ІссзР	CKE ≤ VIL(max), tcc	8			mA			
in power-down mode	Icc3PS	CKE & CLK ≤ VIL(m	8		IIIA				
Active Standby Current	ІссзN		CKE \geq VIH(min), $\overline{\text{CS}} \geq$ VIH(min), tcc = 10ns Input signals are changed one time during 20ns				30		
in non power-down mode (One Bank Active)	Icc3NS	CKE ≥ VIH(min), CL Input signals are sta		max), tcc = ∞	20		mA		
Operating Current (Burst Mode)	Icc4	Io = 0 mA Page burst 4Banks Activated tccb = 2CLKs	Page burst 4Banks Activated			80	80	mA	1
Refresh Current	Icc5	trc ≥ trc(min)			120	110	110	mA	2
				-N/L		600		uA	
				Internal TCSR	45 [*]	5	85/70	°C	3
Self Refresh Current	Icc6	CKE ≤ 0.2V	-G/F	Full Array	450		600		
			-6/1	1/2 of Full Array	400		450	uA	
				1/4 of Full Array	350		400		

NOTES:

- 1. Measured with outputs open.
- 2. Refresh period is 64ms.
- 3. Internal TCSR can be supported. In commercial Temp : 45° C/70°C, In extended Temp : 45° C/85°C
- 4. It has +/-5 °C tolerance.
- 5. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ).



AC OPERATING TEST CONDITIONS(VDD = $2.7V \sim 3.6V$, TA = -25 to 85°C for Extended, -25 to 70°C for Commercial)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4 / 0.4	V
Input timing measurement reference level	0.5 x VDDQ	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	0.5 x Vddq	V
Output load condition	See Figure 2	




Figure 2. AC Output Load Circuit



OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Symbol		Version		Unit	Note
Parameter		Symbol	-75	-1H	-1L	Onic	Note
Row active to row active delay		trrd(min)	15	18	18	ns	1
RAS to CAS delay		tRCD(min)	18	18	24	ns	1
Row precharge time		trp(min)	18	18 18 24		ns	1
D		tras(min)	45	50	60	ns	1
Row active time		tras(max)		100		us	
Row cycle time		trc(min)	63	68	84	ns	1,2
Last data in to row precharge		tRDL(min)		2		CLK	3
Last data in to Active delay		tdal(min)		tRDL + tRP	-	4	
Last data in to new col. address of	delay	tcpl(min)		1 (3
Last data in to burst stop		tBDL(min)		1		CLK	3
Col. address to col. address dela	у	tccp(min)		1		CLK	5
Number of valid output data		CAS latency=3		2			
Number of valid output data		CAS latency=2		1		ea	6
Number of valid output data		CAS latency=1		0			

NOTES

- 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
- 2. Maximum burst refresh cycle: 8
- 3. Minimum delay is required to complete write.
- 4. Minimum tRDL=2CLK and tDAL(= tRDL + tRP) is required to complete both of last data write command(tRDL) and precharge command(tRP).
- 5. All parts allow every cycle column address change.
- 6. In case of row precharge interrupt, auto precharge and read burst stop.



AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Paramete	_	Symbol	-	75		IH	-1	L	Unit	Note
Faramete		Symbol	Min	Max	Min	Max	Min	Max	Onn	Note
CLK cycle time	CAS latency=3	tcc	7.5		9.0		9.0			
CLK cycle time	CAS latency=2	tcc	9.0	1000	9.0	1000	12	1000	ns	1
CLK cycle time	CAS latency=1	tcc	-		-		25			
CLK to valid output delay	CAS latency=3	tsac		5.4		7		7		
CLK to valid output delay	CAS latency=2	tsac		7		7		8	ns	1,2
CLK to valid output delay	CAS latency=1	tsac		-		-		20		
Output data hold time	CAS latency=3	tон	2.5		2.5		2.5			
Output data hold time	CAS latency=2	tон	2.5		2.5		2.5		ns	2
Output data hold time	CAS latency=1	tон	-		-		2.5			
CLK high pulse width		tсн	2.5		3.0		3.0		ns	3
CLK low pulse width		tcL	2.5		3.0		3.0		ns	3
Input setup time		tss	2.0		2.5		2.5		ns	3
Input hold time		tsH	1.0		1.0		1.0		ns	3
CLK to output in Low-Z		tsLz	1		1		1		ns	2
	CAS latency=3			5.4		7		7		
CLK to output in Hi-Z	CAS latency=2	tshz		7		7		8	ns	
	CAS latency=1			-		-		20		

NOTES:

- 1. Parameters depend on programmed CAS latency.
- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.



SIMPLIFIED TRUTH TABLE

C	OMMAND		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	BA 0,1	A10/AP	A11, A12 A9 ~ A0	Note
Register	Mode Regis	ster Set	Н	Х	L	L	L	L	Х		OP COI	DE	1, 2
	Auto Refres	sh	Н	Н	L	L	L	Н	Х		Х		3
Refresh		Entry		L	_	_	_		^		Α		3
Refresi	Self Refresh	Exit	L	Н	L	Н	Н	Н	х		Х		3
		LXII	L	"	Н	Х	Х	Х	^		^		3
Bank Active & Ro	w Addr.		Н	Х	L	L	Н	Н	Х	V	Row A	Address	
Read &	Auto Precha	arge Disable		V						V	L	Column	4
Column Address	Auto Precha	arge Enable	Н	Х	L	Н	L	Н	Х	V	Н	Address (A0~A8)	4, 5
Write &	Column Address			.,						.,	L	Column	4
Column Address	Auto Precharge Enabl			Х	L	Н	L	L	Х	V	Н	Address (A0~A8)	4, 5
Burst Stop	I		Н	Х	L	Н	Н	L	Х		Х	,	6
Drochorgo	Bank Select	tion	Н	Х	-	L	Н	L	Х	V L		Х	
Precharge	All Banks		П	^	L	L	П	L	^	Х	Н	^	
		Entry	Н	L	Н	Х	Х	Х	х				
Clock Suspend o Active Power Dov		Entry	П	_	L	V	V	V	^		Х		
		Exit	L	Н	Х	Х	Х	Х	Х				
		Entry	Н	L	Н	Х	Х	Х	Х				
Precharge Power	r Down	Entry	П	_	L	Н	Н	Н	^		Х		
Mode				Н	Н	Х	Х	Х	х		^		
	EXIT		L	П	L	V	V	V	^				
DQM	QM					Х		•	V		Х		7
No Operation Co.	la Operation Command			Х	Н	Х	Х	Х	х		Х		
INO Operation CO	Operation Command			^	L	Н	Н	Н	^		^		

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

1. OP Code: Operand Code

 $A0 \sim A12 \& BA0 \sim BA1 : Program keys. (@MRS)$

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS. 3. Auto refresh functions are the same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

Partial self refresh can be issued only after setting partial self refresh mode of EMRS.

- 4. BA0 ~ BA1 : Bank select addresses.
- 5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation, it makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).



A. MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with Normal MRS

Address	BA0 ~ BA1	A12~A10/AP	A9 *2	A8	A7	A6	A5	A4	А3	A2	A 1	Α0
Function	"0" Setting for Normal MRS	RFU ^{*1}	W.B.L	Test	Mode	CA	AS Later	ncy	вт	Ви	ırst Lenç	gth

Normal MRS Mode

	-	Test Mode		CA	S Late	ency		Burst	Туре			Bur	st Length	
A8	A7	Туре	A6	A5	A4	Latency	А3	A3 Type			A 1	A0	BT=0	BT=1
0	0	Mode Register Set	0	0	0	Reserved	0	0 Sequential		0	0	0	1	1
0	1	Reserved	0	0	1	1	1	1 Interleave		0	0	1	2	2
1	0	Reserved	0	1	0	2		Mode Select		0	1	0	4	4
1	1	Reserved	0	1	1	3	BA1	BA0	Mode	0	1	1	8	8
	Write	Burst Length	1 0 0 Reserved					1	0	0	Reserved	Reserved		
А9		Length	1	0	1	Reserved	0		Setting	1	0	1	Reserved	Reserved
0		Burst	1	1	0	Reserved	U	0 of for Nor- mal MRS		1	1	0	Reserved	Reserved
1		Single Bit	1	1	1	Reserved				1	1	1	Full Page	Reserved

Full Page Length x16 : 256Mb(512)

Register Programmed with Extended MRS

Address	BA1	BA0	A12 ~ A10/AP	Α9	A8	Α7	A6	A5	A4	А3	A2	A1	A0
Function	Mode	Select		RFU ^{*1}			D	S	RF	U*1		PASR	

EMRS for PASR(Partial Array Self Ref.) & DS(Driver Strength)

	ı	Mode Select				Driv	er Stre	ength	PASR					
BA1	BA0		Mode		A6	A5	Driv	er Strength	A2	A 1	A0	Size of Refreshed Array		
0	0	Nor	mal MRS		0	0		Full	0	0	0	Full Array		
0	1	R	Reserved			1		1/2	0	0	1	1/2 of Full Array		
1	0	EMRS for	MRS for Mobile SDRAM			0	R	Reserved	0	1	0	1/4 of Full Array		
1	1	R	eserved		1	1	R	Reserved	0	1	1	Reserved		
		ı	Reserved A	ddres	s	•	•		1	0	0	Reserved		
A12~	10/AP	A9	A8	Α	7	A	١4	А3	1	0	1	Reserved		
	0	0	0	(0		0	0	1	1	0	Reserved		
	-		-		-		-		1	1	1	Reserved		

NOTES:

1.RFU(Reserved for future use) should stay "0" during MRS cycle.
2.If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.



January 2006

Partial Array Self Refresh

- 1. In order to save power consumption, Mobile SDRAM has PASR option.
- 2. Mobile SDRAM supports 3 kinds of PASR in self refresh mode: Full Array, 1/2 of Full Array and 1/4 of Full Array.

BA1=0	BA1=0
BA0=0	BA0=1
BA1=1	BA1=1
BA0=0	BA0=1

BA1=0	BA1=0
BA0=0	BA0=1
BA1=1	BA1=1
BA0=0	BA0=1

BA1=0 BA0=0 BA0=1 BA1=1 BA0=0 BA1=1 BA0=1

- Full Array

- 1/2 Array

- 1/4 Array



Partial Self Refresh Area

Internal Temperature Compensated Self Refresh (TCSR)

- In order to save power consumption, Mobile-SDRAM includes the internal temperature sensor and control units to control the self refresh cycle automatically according to the two temperature range; 45 °C and 85 °C(for Extended), 70 °C(for Commercial)
- 2. If the EMRS for external TCSR is issued by the controller, this EMRS code for TCSR is ignored.
- 3. It has +/-5 °C tolerance.

		Self Refresi	h Current (Icc6)		
Temperature Range	N/I		-G/F		Unit
	-N/L	Full Array	1/2 of Full Array	1/4 of Full Array	
45 °C *3	600	450	400	350	uA
85/70 °C	000	600	450	400	uA

B. POWER UP SEQUENCE

- 1. Apply power and attempt to maintain CKE at a high state and all other inputs may be undefined.
- Apply VDD before or at the same time as VDDQ.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3. Issue precharge commands for all banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- 5. Issue a mode register set command to initialize the mode register.
- 6. Issue a extended mode register set command to define DS or PASR operating type of the device after normal MRS.

For operating with DS or PASR, set DS or PASR mode in EMRS setting stage.

In order to adjust another mode in the state of DS or PASR mode, additional EMRS set is required but power up sequence is not needed again at this time. In that case, all banks have to be in idle state prior to adjusting EMRS set.



C. BURST SEQUENCE

1. BURST LENGTH = 4

Initial A	Address		Segu	ential		Interleave					
A1	A0		Ocqu	Cittai			inter	Cave			
0	0	0	1	2	3	0	1	2	3		
0	1	1	2	3	0	1	0	3	2		
1	0	2	3	0	1	2	3	0	1		
1	1	3	0	1	2	3	2	1	0		

2. BURST LENGTH = 8

Init	ial Addr	ess				Sean	ential							Inter	leave			
A2	A1	A0				Ocqu	Cittai							inter	icavc			
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0

