

Atmel ATA6829

Dual Triple DMOS Output Driver with Serial Input Control

DATASHEET

Features

- Supply voltage up to 40V
- R_{DSon} typically 0.5Ω at 25°C, maximum 1.1Ω at 150°C
- Up to 1.5A output current
- Three high-side and three low-side drivers usable as single outputs or half bridges
- Capable to switch all kinds of loads such as DC motors, bulbs, resistors, capacitors and inductors
- PWM capability for each output controlled by external PWM signal
- No shoot-through current
- Very low quiescent current I_S < 5µA in Standby Mode over total temperature range
- Outputs short-circuit protected
- Selective overtemperature protection for each switch and overtemperature prewarning
- Undervoltage protection
- Various diagnostic functions such as shorted output, open load, overtemperature and power-supply fail detection
- Serial data interface, Daisy Chain capable, up to 2MHz clock frequency
- SO16 power package

1. Description

The Atmel[®] ATA6829 is a fully protected driver interface designed in 0.8-µm BCDMOS technology. It is used to control up to six different loads by a microcontroller in automotive and industrial applications.

Each of the three high-side and three low-side drivers is capable to drive currents up to 1.5A. Each driver is freely configurable and can be controlled separately from a standard serial data interface. Therefore, all kinds of loads such as bulbs, resistors, capacitors and inductors can be combined. The IC design especially supports the applications of H-bridges to drive DC motors. The capability to control each output with an external PWM signal opens additional applications.

Protection is guaranteed regarding short-circuit conditions, overtemperature and undervoltage. Various diagnostic functions and a very low quiescent current in stand-by mode opens a wide range of applications. Automotive qualification (protection against conducted interferences, EMC protection and 2-kV ESD protection) gives added value and enhanced quality for exacting requirements of automotive applications.




Figure 1-1. Block Diagram



2. Pin Configuration

Figure 2-1. Pinning PSO16

| GND□ | 1 | 16 | □ GND |
|-------|---|----|-------|
| OUT1L | 2 | 15 | OUT2L |
| OUT3L | 3 | 14 | OUT2H |
| OUT3H | 4 | 13 | DUT1H |
| CS⊑ | 5 | 12 | ⊐ vs |
| | 6 | 11 | ⊐ vcc |
| CLK | 7 | 10 | |
| PWMC | 8 | 9 | GND |
| | | | |

Table 2-1. Pin Description

| Pin | Symbol | Function |
|-----|--------|---|
| 1 | GND | Ground; reference potential; internal connection to pin 9 and pin 16; connection to heat slug |
| 2 | OUT1L | Low-side driver output 1; power MOS open drain with internal reverse diode; short-circuit protection; overtemperature protection; diagnosis for short and open load; PWM ability |
| 3 | OUT3L | Low-side driver output 3; see pin 2 |
| 4 | OUT3H | High-side driver output 3; power MOS open source with internal reverse diode; short-circuit protection; overtemperature protection; diagnosis for short and open load; PWM ability |
| 5 | CS | Chip select input; 5-V CMOS logic level input with internal pull up; low = serial communication is enabled, high = disabled |
| 6 | DI | Serial data input; 5-V CMOS logic level input with internal pull down; receives serial data from the control device; DI expects a 16-bit control word with LSB being transferred first |
| 7 | CLK | Serial clock input; 5-V CMOS logic level input with internal pull down; controls serial data input interface and internal shift register ($f_{max} = 2MHz$) |
| 8 | PWM | PWM input; 5-V CMOS logic level input with internal pull down; receives PWM signal to control outputs which are selected for PWM mode by the serial data interface, high = outputs on, low = outputs off |
| 9 | GND | Ground; see pin 1 |
| 10 | DO | Serial data output; 5-V CMOS logic-level tri-state output for output (status) register data; sends 16-bit status information to the microcontroller (LSB is transferred first); output will remain tri-stated unless device is selected by CS = low, therefore, several ICs can operate on one data-output line only. |
| 11 | VCC | Logic supply voltage (5V) |
| 12 | VS | Power supply for high-side output stages OUT1H, OUT2H, OUT3H, internal supply |
| 13 | OUT1H | High-side driver output 1; see pin 4 |
| 14 | OUT2H | High-side driver output 2; see pin 4 |
| 15 | OUT2L | Low-side driver output 2; see pin 2 |
| 16 | GND | Ground; see pin 1 |



3. Functional Description

3.1 Serial Interface

Data transfer starts with the falling edge of the CS signal. Data must appear at DI synchronized to CLK and are accepted on the falling edge of the CLK signal. LSB (bit 0, SRR) has to be transferred first. Execution of new input data is enabled on the rising edge of the CS signal. When CS is high, pin DO is in tri-state condition. This output is enabled on the falling edge of CS. Output data will change their state with the rising edge of CLK and stay stable until the next rising edge of CLK appears. LSB (bit 0, TP) is transferred first.

Figure 3-1. Data Transfer




Table 3-1. Input Data Protocol

| Bit | Input Register | Function |
|-----|----------------|--|
| 0 | SRR | Status register reset (high = reset; the bits PSF and OVL in the output data register are set to low) |
| 1 | LS1 | Controls output LS1 (high = switch output LS1 on) |
| 2 | HS1 | Controls output HS1 (high = switch output HS1 on) |
| 3 | LS2 | See LS1 |
| 4 | HS2 | See HS1 |
| 5 | LS3 | See LS1 |
| 6 | HS3 | See HS1 |
| 7 | PL1 | Output LS1 additionally controlled by PWM Input |
| 8 | PH1 | Output HS1 additionally controlled by PWM Input |
| 9 | PL2 | See PL1 |
| 10 | PH2 | See PH1 |
| 11 | PL3 | See PL1 |
| 12 | PH3 | See PH1 |
| 13 | OLD | Open load detection (low = on) |
| 14 | OCS | Overcurrent shutdown (high = overcurrent shutdown is active) |
| 15 | SI | Software inhibit; low = standby, high = normal operation (data transfer is not affected by standby function because the digital part is still powered) |



| Table 3-2. | Output Data Protocol | |
|------------|-----------------------------|---|
| Bit | Output (Status) Register | Function |
| 0 | TP | Temperature prewarning: high = warning |
| 1 | Status LS1 | Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off); not affected by SRR |
| 2 | Status HS1 | Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off); not affected by SRR |
| 3 | Status LS2 | Description see LS1 |
| 4 | Status HS2 | Description see HS1 |
| 5 | Status LS3 | Description see LS1 |
| 6 | Status HS3 | Description see HS1 |
| 7 | n. u. | Not used |
| 8 | n. u. | Not used |
| 9 | n. u. | Not used |
| 10 | n. u. | Not used |
| 11 | n. u. | Not used |
| 12 | n. u. | Not used |
| 13 | OVL | Over-load detected: set high, when at least one output is switched off by a short-circuit condition or an overtemperature event. Bits 1 to 6 can be used to detect the affected switch. (open-load detection bit OLD = high) |
| 14 | INH | Inhibit: this bit is controlled by software (bit SI in input register) High = standby, low = normal operation |
| 15 | PSF | Power-supply fail: undervoltage at pin VS detected |

After power-on reset, the input register has the following status:

| | I5 Bit 14 OCS | | | | | | | | | | | | | | |
|---|------------------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Н | Н | Н | L | L | L | L | L | L | L | L | L | L | L | L | L |

The following patterns are used to enable internal test modes of the IC. It is not recommended to use these patterns during normal operation.

| Bit 15 | Bit 14 | Bit 13 (OCS) | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 (HS3) | Bit 5 (LS3) | Bit 4 (HS2) | Bit 3 (LS2) | | Bit 1 (LS1) | Bit 0 (SRR) |
|--------|--------|-----------------|--------|--------|--------|-------|-------|-------|----------------|----------------|----------------|----------------|---|----------------|----------------|
| Н | Н | Н | Н | Н | L | L | L | L | L | L | L | L | L | L | L |
| н | Н | Н | L | L | Н | Н | L | L | L | L | L | L | L | L | L |
| Н | Н | Н | L | L | L | L | Н | Н | L | L | L | L | L | L | L |



3.2 Power-supply Fail

In case of undervoltage at pin VS, the Power-Supply Fail bit (PSF) in the output register is set and all outputs are disabled. To detect an undervoltage, its duration has to last longer than the undervoltage detection delay time t_{dUV} . The outputs are enabled immediately when supply voltage recovers normal operation value. The PSF bit stays high until it is reset by the SRR bit in the input register.

3.3 Open-load Detection

If the open-load detection bit (OLD) is set to low, a pull-up current for each high-side switch and a pull-down current for each low-side switch is turned on (open-load detection current I_{OUT1-3}). If the current through the external load does not reach the open-load detection current, the corresponding bit of the output in the output register is set to high.

Switching on an output stage with OLD bit set to low disables the open-load function for this output.

3.4 Overtemperature Protection

If the junction temperature of one ore more output stages exceeds the thermal prewarning threshold, $T_{jPW set}$, the temperature prewarning bit (TP) in the output register is set. When the temperature falls below the thermal prewarning threshold, $T_{jPW reset}$, the bit TP is reset. The TP bit can be read without transferring a complete 16-bit data word. The status of TP is available at pin DO with the falling edge of CS. After the microcontroller has read this information, CS is set high and the data transfer is interrupted without affecting the status of input and output registers.

If the junction temperature of an output stage exceeds the thermal shutdown threshold, $T_{j \text{ switch off}}$, the affected output is disabled and the corresponding bit in the output register is set to low. Additional the overload detection bit (OVL) in the output register is set. The output can be enabled again when the temperature falls below the thermal shutdown threshold, $T_{j \text{ switch on}}$ and the SRR bit in the input register is set to high. Hysteresis of thermal prewarning and shutdown threshold avoids oscillations.

3.5 Short-circuit Protection

The output currents are limited by a current regulator. Overcurrent detection is activated by writing a high to the OCS bit in the input register. When the current in an output stage exceeds the overcurrent limitation and shut-down threshold, it is switched off after a delay time (t_{dSd}). The over-load detection bit (OVL) is set and the corresponding status bit in the output register is set to low. For OCS = low the overcurrent shutdown is inactive and the OVL bit is not set by an overcurrent. By writing a high to the SRR bit in the input register the OVL bit is reset and the disabled outputs are enabled.

3.6 Inhibit

The SI bit in the input register has to be set to zero to inhibit the Atmel ATA6829.

All output stages are then turned off but the serial interface stays active. The current consumption is reduced to less than 5 μ A at pin VS and less than 100 μ A at pin VCC. The output stages can be activated again by bit SI = 1.



4. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| All values refer to GND pins. | | | | |
|---|--------------------------------------|--|--|------|
| Parameters | Pin | Symbol | Value | Unit |
| Supply voltage | 12 | V _{VS} | –0.3 to +40 | V |
| Supply voltage t < 0.5s; I _S > –2A | 12 | V _{VS} | -1 | V |
| Logic supply voltage | 11 | V _{VCC} | –0.3 to +7 | V |
| Logic input voltage | 5 to 8 | $V_{CS}, V_{DI}, V_{CLK}, V_{PWM}$ | –0.3 to V _{VCC} + 0.3 | V |
| Logic output voltage | 10 | V _{DO} | –0.3 to V _{VCC} + 0.3 | V |
| Input current | 5 to 8 | $I_{CS},I_{DI},I_{CLK},I_{PWM}$ | -10 to +10 | mA |
| Output current | 10 | I _{DO} | -10 to +10 | mA |
| Output current | 2 to 4 13 to 15 | I _{Out3H} , I _{Out2H,} I _{Out1H} I _{Out3L} , I _{Out2L,} I _{Out1L} | Internally limited, see output specification | |
| Output voltage | 2 to 4 13 to 15 | I _{Out3H} , I _{Out2H,} I _{Out1H} I _{Out3L} , I _{Out2L,} I _{Out1L} | -0.3 to +40 | V |
| Reverse conducting current (t _{pulse} = 150 µs) | 2 to 4 13 to 15 towards pin 12 | I _{Out3H} , I _{Out2H,} I _{Out1H} I _{Out3L} , I _{Out2L,} I _{Out1L} | 17 | A |
| Junction temperature range | | Τ _J | -40 to +150 | °C |
| Storage temperature range | | T _{STG} | –55 to +150 | °C |

5. Thermal Resistance

| Parameters | Test Conditions | Symbol | Value | Unit |
|------------------|---|-------------------|-------|------|
| Junction pin | Measured to heat slug GND pins 1, 9 and 16 | R _{thJP} | 5 | K/W |
| Junction ambient | | R _{thJA} | 30 | K/W |

6. Operating Range

| Parameters | Symbol | Value | Unit |
|----------------------------------|--------------------------------------|--------------------------------------|------|
| Supply voltage | V _{VS} | V _{UV} ⁽¹⁾ to 40 | V |
| Logic supply voltage | V _{VCC} | 4.75 to 5.25 | V |
| Logic input voltage | $V_{CS}, V_{DI}, V_{CLK}, V_{PWM}$ | -0.3 to V _{VCC} | V |
| Serial interface clock frequency | f _{CLK} | 2 | MHz |
| PWM input frequency | f _{PWM} | 1 | kHz |
| Junction temperature range | Тj | -40 to +150 | °C |

Note: 1. Threshold for undervoltage detection.



7. Noise and Surge Immunity

| Parameters | Test Conditions | Value |
|---|-----------------|------------------------|
| Conducted interferences | ISO 7637-1 | Level 4 ⁽¹⁾ |
| Interference suppression | VDE 0879 Part 2 | Level 5 |
| ESD (Human Body Model) | ESD S 5.1 | 2 kV |
| ESD (Machine Model) | JEDEC A115A | 200 V |
| Note: 1. Test pulse 5: V _{smax} = 40V. | | |

8. Electrical Characteristics

 $7.5V < V_S < 40V$; $4.75V < V_{CC} < 5.25V$; INH = High; $-40^{\circ}C < T_i < 150^{\circ}C$; unless otherwise specified, all values refer to GND pins.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Тур. | Max. | Unit | Type* |
|-----|---------------------------------------|---|-----|---------------------------|------|------|------|------|-------|
| 1 | Current Consumption | | | | | | | | |
| 1.1 | Quiescent current VS | V_{VS} < 20V, SI = low | 12 | I _{VS} | | 1 | 5 | μA | А |
| 1.2 | Quiescent current VCC | 4.75V < V _{VCC} < 5.25V, SI = low | 11 | I _{VCC} | | 60 | 100 | μA | А |
| 1.3 | Supply current VS | V_{VS} < 20V normal operating, all outputs off, input register bit 13 (OLD) = high | 12 | I _{VS} | | 4 | 6 | mA | A |
| 1.4 | Supply current VCC | 4.75V < V _{VCC} < 5.25V, normal operating | 11 | I _{VCC} | | 350 | 650 | μΑ | А |
| 1.5 | Discharge current VS | V_{VS} = 32.5V, INH = low | 12 | I _{VS} | 0.5 | | 5.5 | mA | А |
| 1.6 | Discharge current VS | V_{VS} = 40V, INH = low | 12 | I _{VS} | 2.5 | | 10 | mA | А |
| 2 | Undervoltage Detection | , Power-on Reset | | | | | | | |
| 2.1 | Power-on reset threshold | | 11 | V _{VCC} | 3.2 | 3.9 | 4.4 | V | А |
| 2.2 | Power-on reset delay time | After switching on V_{CC} | | t _{dPor} | 30 | 95 | 190 | μs | А |
| 2.3 | Undervoltage- detection threshold | $V_{CC} = 5V$ | 12 | V _{Uv} | 5.6 | | 7.0 | V | А |
| 2.4 | Undervoltage- detection hysteresis | V _{CC} = 5V | 12 | ΔV_{Uv} | | 0.6 | | V | A |
| 2.5 | Undervoltage- detection delay time | | | t _{dUV} | 10 | | 40 | μs | А |
| 3 | Thermal Prewarning an | d Shutdown | | | | | | | |
| 3.1 | Thermal prewarning set | | | T _{jPW set} | 120 | 145 | 170 | °C | В |
| 3.2 | Thermal prewarning reset | | | T _{jPW reset} | 105 | 130 | 155 | °C | В |
| 3.3 | Thermal prewarning hysteresis | | | ΔT_{jPW} | | 15 | | к | В |
| 3.4 | Thermal shutdown off | | | T _{j switch off} | 150 | 175 | 200 | °C | В |

*) Type means: A =100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to 90% of final level. Device not in standby for t > 1 ms.

2. Delay time between rising/falling edge of input signal at pin PWM and switch on/off output stages to 90% of final level.

3. Difference between switch-on and switch-off delay time of input signal at pin PWM to output stages in PWM mode.



8. Electrical Characteristics (Continued)

7.5V < V_S < 40V; 4.75V < V_{CC} < 5.25V; INH = High; -40° C < T_i < 150° C; unless otherwise specified, all values refer to GND pins.

| lo. | Parameters | Test Conditions | Pin | Symbol | Min. | Тур. | Max. | Unit | Type* |
|-----|---|--|--------------|---|------|------|------|------|-------|
| .5 | Thermal shutdown on | | | T _{j switch on} | 135 | 160 | 185 | °C | В |
| 8.6 | Thermal shutdown hysteresis | | | $\Delta T_{j \text{ switch off}}$ | | 15 | | К | В |
| 8.7 | Ratio thermal shutdown off/thermal prewarning set | | | T _{j switch off/} T _{jPW set} | 1.05 | 1.2 | | | В |
| 8.8 | Ratio thermal shutdown on/thermal prewarning reset | | | T _{j switch on/} T _{jPW reset} | 1.05 | 1.2 | | | В |
| 4 | Output Specification (O | UT1-OUT3) | | | | | | | |
| .1 | On resistance | I _{Out 1-3 H} = -1.3A | 4, 13, 14 | R _{DSOn1-3H} | | | 1.1 | Ω | А |
| .2 | On resistance | I _{Out 1-3 L} = 1.3A | 2, 3, 15 | R _{DSOn1-3L} | | | 1.1 | Ω | А |
| .3 | High-side output leakage current | V _{Out 1-3 H} = 0V, output stages off | 4, 13, 14 | I _{Out1-3H} | -5 | | | μA | А |
| .4 | Low-side output leakage current | V _{Out 1-3 L} = V _{VS,} output stages off | 2, 3, 15 | I _{Out1-3L} | | | 5 | μA | А |
| .5 | High-side switch reverse diode forward voltage | I _{Out} = 1.5A | 4, 13, 14 | V _{Out1-3} – V _{VS} | | | 1.5 | V | A |
| .6 | Low-side switch reverse diode forward voltage | I _{Out 1-3 L} = -1.5A | 2, 3, 15 | V _{Out1-3L} | -1.5 | | | V | A |
| .7 | High-side overcurrent limitation and shutdown threshold | | 4, 13, 14 | I _{Out1-3H} | -2.5 | -2 | -1.5 | A | A |
| .8 | Low-side overcurrent limitation and shutdown threshold | | 2, 3, 15 | I _{Out1-3L} | 1.5 | 2 | 2.5 | A | A |
| .9 | Overcurrent shutdown delay time | | | t _{dSd} | 10 | | 40 | μs | А |
| .10 | High-side open load detection current | Input register bit 13 (OLD) = low, output off | 4, 13, 14 | I _{Out1-3H} | -2.5 | | -0.2 | mA | А |
| .11 | Low-side open load detection current | Input register bit 13 (OLD) = low, output off | 2, 3, 15 | I _{Out1-3L} | 0.2 | | 2.5 | mA | А |
| .12 | High-side output switch on delay ^{(1),(2)} | V_{VS} = 13V R _{Load} = 30 Ω | | t _{don} | | | 20 | μs | А |
| .13 | Low-side output switch on delay ^{(1),(2)} | V_{VS} = 13V R _{Load} = 30 Ω | | t _{don} | | | 20 | μs | А |
| .14 | High-side output switch off delay ^{(1),(2)} | V_{VS} =13V R _{Load} = 30 Ω | | t _{doff} | | | 20 | μs | А |

*) Type means: A =100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to 90% of final level. Device not in standby for t > 1 ms.

2. Delay time between rising/falling edge of input signal at pin PWM and switch on/off output stages to 90% of final level.

3. Difference between switch-on and switch-off delay time of input signal at pin PWM to output stages in PWM mode.



8. Electrical Characteristics (Continued)

 $7.5V < V_S < 40V$; $4.75V < V_{CC} < 5.25V$; INH = High; $-40^{\circ}C < T_i < 150^{\circ}C$; unless otherwise specified, all values refer to GND pins.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Тур. | Max. | Unit | Type* |
|------|---|---|---------|--|-----------------------------|------|---------------------|------|-------|
| 4.15 | Low-side output switch off delay ^{(1),(2)} | V_{VS} =13V R _{Load} = 30 Ω | | t _{doff} | | | 3 | μs | А |
| 4.16 | Dead time between corresponding high- and low-side switches | V_{VS} =13V R _{Load} = 30 Ω | | $t_{\rm don} - t_{\rm doff}$ | 1 | | | μs | А |
| 4.17 | Δt_{dPWM} low-side switch ⁽³⁾ | V_{VS} = 13V R _{Load} = 30 Ω | | $\Delta t_{dPWM} = t_{don} - t_{doff}$ | | | 20 | μs | А |
| 4.18 | Δt_{dPWM} high-side switch $^{(3)}$ | V_{VS} = 13V R _{Load} = 30 Ω | | $\Delta t_{dPWM} = t_{don} - t_{doff}$ | 3 | | 7 | μs | A |
| 5 | Logic Inputs DI, CLK, CS, PWM | | | | | | | | |
| 5.1 | Input voltage low-level threshold | | 5-8 | V _{IL} | $0.3 	imes V_{VCC}$ | | | V | А |
| 5.2 | Input voltage high- level threshold | | 5-8 | V _{IH} | | | $0.7 	imes V_{VCC}$ | V | А |
| 5.3 | Hysteresis of input voltage | | 5-8 | ΔV_{I} | 50 | | 700 | mV | А |
| 5.4 | Pull-down current Pins DI, CLK, PWM | V_{DI} , V_{CLK} , V_{PWM} = V_{CC} | 6, 7, 8 | I _{PD} | 10 | | 65 | μA | А |
| 5.5 | Pull-up current Pin CS | V _{CS} = 0V | 5 | I _{PU} | -65 | | -10 | μA | А |
| 6 | Serial Interface – Logic | Output DO | | | | | | | |
| 6.1 | Output-voltage low level | I _{DOL} = 2mA | 10 | V_{DOL} | | | 0.4 | V | А |
| 6.2 | Output-voltage high level | $I_{DOL} = -2mA$ | 10 | V _{DOH} | V _{VCC} – 0.7 V | | | V | А |
| 6.3 | Leakage current (tri-state) | $V_{CS} = V_{CC}$ 0V < V_{DO} < V_{VCC} | 10 | I _{DO} | -10 | | 10 | μA | А |
| 7 | Inhibit Input – Timing | | | | | | | | |
| 7.1 | Delay time from standby to normal operation | | | t _{dinh} | | | 100 | μs | A |
| | | | | | | | | | |

*) Type means: A =100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to 90% of final level. Device not in standby for t > 1 ms.

2. Delay time between rising/falling edge of input signal at pin PWM and switch on/off output stages to 90% of final level.

3. Difference between switch-on and switch-off delay time of input signal at pin PWM to output stages in PWM mode.



9. Serial Interface – Timing


| Parameters | Test Conditions | Pin | Timing Chart No. ⁽¹⁾ | Symbol | Min. | Тур. | Max. | Unit | Type* |
|------------------------------------|--|--|---|--|---|---|---|---|---|
| DO enable after CS falling edge | C _{DO} = 100 pF | 10 | 1 | t _{ENDO} | | | 200 | ns | D |
| DO disable after CS rising edge | C _{DO} = 100 pF | 10 | 2 | t _{DISDO} | | | 200 | ns | D |
| DO fall time | C _{DO} = 100 pF | 10 | - | t _{DOf} | | | 100 | ns | D |
| DO rise time | C _{DO} = 100 pF | 10 | - | t _{DOr} | | | 100 | ns | D |
| DO valid time | C _{DO} = 100 pF | 10 | 10 | t _{DOVal} | | | 200 | ns | D |
| CS setup time | | 5 | 4 | t _{CSSethl} | 225 | | | ns | D |
| CS setup time | | 5 | 8 | t _{CSSetlh} | 225 | | | ns | D |
| CS high time | | 5 | 9 | t _{CSh} | 500 | | | ns | D |
| CLK high time | | 7 | 5 | t _{CLKh} | 225 | | | ns | D |
| CLK low time | | 7 | 6 | t _{CLKI} | 225 | | | ns | D |
| CLK period time | | 7 | - | t _{CLKp} | 500 | | | ns | D |
| CLK setup time | | 7 | 7 | t _{CLKSethl} | 225 | | | ns | D |
| CLK setup time | | 7 | 3 | t _{CLKSetlh} | 225 | | | ns | D |
| DI setup time | | 6 | 11 | t _{DIset} | 40 | | | ns | D |
| DI hold time | | 6 | 12 | t _{DIHold} | 40 | | | ns | D |
| | DO enable after CS falling edgeDO disable after CS rising edgeDO fall timeDO rise timeDO valid timeCS setup timeCS setup timeCS high timeCLK high timeCLK period timeCLK setup timeCLK setup timeDLK setup timeCLK setup timeCLK setup timeDL setup time | DO enable after CS falling edge C_{DO} = 100 pFDO disable after CS rising edge C_{DO} = 100 pFDO fall time C_{DO} = 100 pFDO rise time C_{DO} = 100 pFDO valid time C_{DO} = 100 pFCS setup time C_{DO} = 100 pFCS setup time C_{DO} = 100 pFCS high time C_{DO} = 100 pFCLK high time C_{DO} = 100 pFCLK period time C_{DO} = 100 pFCLK setup time C_{DO} = 100 pFDI setup time C_{DO} = 100 pF | DO enable after CS falling edge $C_{DO} = 100 \text{ pF}$ 10DO disable after CS rising edge $C_{DO} = 100 \text{ pF}$ 10DO fall time $C_{DO} = 100 \text{ pF}$ 10DO fall time $C_{DO} = 100 \text{ pF}$ 10DO rise time $C_{DO} = 100 \text{ pF}$ 10DO valid time $C_{DO} = 100 \text{ pF}$ 10CS setup time55CS setup time55CLK high time77CLK period time77CLK setup time77DI setup time6 | DO enable after CS falling edge $C_{DO} = 100 \text{ pF}$ 10 1 DO disable after CS rising edge $C_{DO} = 100 \text{ pF}$ 10 2 DO fall time $C_{DO} = 100 \text{ pF}$ 10 - DO rise time $C_{DO} = 100 \text{ pF}$ 10 - DO valid time $C_{DO} = 100 \text{ pF}$ 10 - DO valid time $C_{DO} = 100 \text{ pF}$ 10 - DO valid time $C_{DO} = 100 \text{ pF}$ 10 10 CS setup time 5 4 3 CS setup time 5 9 3 CLK high time 7 5 3 CLK low time 7 6 3 CLK setup time 7 7 3 DI setup time 6 11 3 | DO enable after CS falling edge $C_{DO} = 100 \text{ pF}$ 101 t_{ENDO} DO disable after CS rising edge $C_{DO} = 100 \text{ pF}$ 102 t_{DISDO} DO fall time $C_{DO} = 100 \text{ pF}$ 10- t_{DOf} DO rise time $C_{DO} = 100 \text{ pF}$ 10- t_{DOf} DO valid time $C_{DO} = 100 \text{ pF}$ 1010 t_{DOVal} CS setup time $C_{DO} = 100 \text{ pF}$ 1010 t_{DOVal} CS setup time54 $t_{CSSethl}$ CS setup time59 t_{CSh} CLK high time75 t_{CLKh} CLK period time77 t_{CLKp} CLK setup time73 $t_{CLKSethl}$ DI setup time611 t_{DIset} | $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | $ \begin{array}{ c c c c c c c } DO \mbox{ enable after } CS \mbox{ falling edge} \\ C_{DO} = 100 \mbox{ pF} & 10 \\ DO \mbox{ disable after } C_{DO} = 100 \mbox{ pF} & 10 \\ DO \mbox{ disable after } C_{DO} = 100 \mbox{ pF} & 10 \\ DO \mbox{ fall time} & C_{DO} = 100 \mbox{ pF} & 10 \\ DO \mbox{ fall time} & C_{DO} = 100 \mbox{ pF} & 10 \\ DO \mbox{ rise time} & C_{DO} = 100 \mbox{ pF} & 10 \\ DO \mbox{ rise time} & C_{DO} = 100 \mbox{ pF} & 10 \\ DO \mbox{ rise time} & C_{DO} = 100 \mbox{ pF} & 10 \\ DO \mbox{ rise time} & C_{DO} = 100 \mbox{ pF} & 10 \\ CS \mbox{ setup time} & C_{DO} = 100 \mbox{ pF} & 10 \\ CS \mbox{ setup time} & 5 \\ CS \mbox{ setup time} & 5 \\ CS \mbox{ setup time} & 5 \\ CLK \mbox{ rise} & 5 \\ CLK \mbox{ rise} & 7 \\ CLK \mbox{ rise} & 7 \\ CLK \mbox{ rise} & 7 \\ CLK \mbox{ setup time} & 7$ | $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ |

*) Type means: A =100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. See Figure 9-1 on page 12








Inputs DI, CLK, CS: High level = 0.7 x V_{CC}, low level = 0.3 x V_{CC} Output DO: High level = 0.8 x V_{CC}, low level = 0.2 x V_{CC}



10. Application Circuit

Figure 10-1. Application Circuit



10.1 Application Notes

It is strongly recommended to connect the blocking capacitors at V_{CC} and V_S as close as possible to the power supply and GND pins.

Recommended value for capacitors at V_S:

Electrolytic capacitor C > 22μ F in parallel with a ceramic capacitor C = 100nF. Value for electrolytic capacitor depends on external loads, conducted interferences and reverse conducting current I_{Out1,2,3} (see "Absolute Maximum Ratings" on page 7).

Recommended value for capacitors at V_{CC}:

Electrolytic capacitor C > 10μ F in parallel with a ceramic capacitor C = 100nF.


To reduce thermal resistance it is recommended to place cooling areas on the PCB as close as possible to the GND pins. Negative spikes at the output pins (e.g. negative spikes caused by an inductive load switched off with a high side driver) may activate the overtemperature protection function of the Atmel ATA6829. In this condition, the affected output will be switched off. If this behavior is not acceptable or compatible with the specific application functionally, it is necessary, that for switching on required outputs again, the SRR bit (Status Register Reset) is set, to ensure a reset of the overtemperature function.



11. Ordering Information

| Extended Type Number | Package | Remarks |
|----------------------|---------|---|
| ATA6829-T3QY | PSO16 | Power package with heat slug, taped and reeled, lead-free |

12. Package Information





13. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

| Revision No. | History |
|-----------------|---|
| 4531H-BCD-04/12 | Package drawing on page 14 updated |
| 4531G-BCD-07/09 | Complete datasheet: T6819 deleted |
| 4531F-BCD-09/05 | Complete datasheet: T6829 changed in ATA6829 Ordering Information on page 14 changed Package drawing on page 15 changed |





Enabling Unlimited Possibilities™

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA Tel: (+1) (408) 441-0311 Fax: (+1) (408) 487-2600 www.atmel.com Atmel Asia Limited Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Roa Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100

Fax: (+852) 2722-1369

Atmel Munich GmbH

Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621 Atmel Japan G.K.

16F Shin-Osaki Kangyo Building 1-6-4 Osaki Shinagawa-ku, Tokyo 141-0032 JAPAN Tel: (+81) (3) 6417-0300 Fax: (+81) (3) 6417-0370

© 2012 Atmel Corporation. All rights reserved. / Rev.: 4531H–BCD–04/12

Atmel[®], Atmel logo and combinations thereof, Enabling Unlimited Possibilities[®], and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.