# 75V/5A Hyper Speed Control® Synchronous DC/DC Buck Regulator with External Mode Control

#### **Features**

- Hyper Speed Control<sup>®</sup> Architecture Enables:
  - High input to output voltage conversion ratio capability (V<sub>IN</sub> = 75V and V<sub>OUT</sub> = 0.6V)
  - Small output capacitance
- 4.5V to 75V Input Voltage
- 5A Output Current Capability with up to 95% Efficiency
- Adjustable Output Voltage from 0.6V to 32V
- · Selectable HLL or CCM operation
- · ±1% FB Accuracy
- Any Capacitor™ Stable:
  - Zero-ESR to High-ESR output capacitors
- · 270 kHz to 800 kHz Adjustable Switching Frequency
- · Internal Compensation
- · Built-In 5V Regulator for Single-Supply Operation
- Auxiliary Bootstrap LDO for Improving System Efficiency
- · Internal Bootstrap Diode
- · Programmable Current Limit
- · Hiccup Mode Short-Circuit Protection
- Thermal Shutdown
- · Supports Safe Start-Up into a Pre-Biased Output
- -40°C to +125°C Junction Temperature Range
- Available in 32-Pin, 6 mm x 6 mm VQFN Package
- AEC-Q104 Qualified (Parts with VAO Suffix)

### **Applications**

- · Distributed Power Systems
- · Communications/Networking Infrastructure
- · Industrial Power Supplies
- Solar Energy

### **Typical Application Circuit**


# **General Description**

The MIC28515 is an adjustable frequency, synchronous buck regulator that features a unique adaptive on-time control architecture. The MIC28515 operates over an input supply range of 4.5V to 75V and provides a regulated output of up to 5A of output current. The output voltage is adjustable down to 0.6V with an accuracy of  $\pm 1\%$ .


Hyper Speed Control architecture allows for an ultra-fast transient response, while reducing the output capacitance, and also makes high-V<sub>IN</sub>/low-V<sub>OUT</sub> operation possible. This adaptive on-time control architecture combines the advantages of fixed frequency operation and fast transient response in a single device.

The operating mode under light load conditions can be selected between HyperLight Load<sup>®</sup> (HLL) mode and Continuous Conduction Mode (CCM) with MIC28515. HLL mode results in higher efficiency than that of the CCM mode under light load conditions while the CCM mode keeps the switching frequency almost constant over the entire load current range.


The MIC28515 offers a full suite of features that ensure the protection of the Integrated Circuit (IC) during Fault conditions. These features include Undervoltage Lockout (UVLO) to ensure proper operation under power sag conditions, soft start to reduce inrush current, Hiccup mode short-circuit protection and thermal shutdown.



# Package Type



# **Functional Block Diagram**



# 1.0 ELECTRICAL CHARACTERISTICS

# Absolute Maximum Ratings†

PV <sub>IN</sub> , SV <sub>IN</sub> , FREQ to PGND	0.3V to +76V
PV <sub>IN</sub> , SV <sub>IN</sub> , FREQ to PGND	-0.3V to +6V
SW, I <sub>LIM</sub> to PGND	0.3V to (PV <sub>IN</sub> + 0.3V)
V <sub>BST</sub> to V <sub>SW</sub>	0.3V to +6V
V <sub>BST</sub> to PGND	0.3V to +82V
EN to AGND	0.3V to (SV <sub>IN</sub> + 0.3V)
FB, PG to AGND	-0.3V to (V <sub>DD</sub> + 0.3V)
EXTVDD to AGND	0.3V to +14V
PGND to AGND	0.3V to +0.3V
Junction Temperature	+150°C
Storage Temperature	65°C to +150°C
ESD Rating(Note 1)	ESD Sensitive
Operating Ratings‡	
Supply Voltage (SV <sub>INI</sub> PV <sub>INI</sub> )	4 5V to 75V

Supply Voltage (SV <sub>IN</sub> , PV <sub>IN</sub> )	4.5V to 75V
Bias Voltage (PV <sub>DD</sub> , V <sub>DD</sub> )	
FB, PG	0V to V <sub>DD</sub>
EXTVDD	0V to 13.2V
Junction Temperature	
EN	

- Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.
- **‡ Notice:** The device is not ensured to function outside its operating ratings.

Note 1: Devices are ESD-sensitive. Handling precautions are recommended. Human body model, 1.5 k $\Omega$  in series with 100 pF.

# **ELECTRICAL CHARACTERISTICS**(1)

Electrical Characteristics:  $PV_{IN}$  = 12V,  $V_{OUT}$  = 5V,  $V_{DD}$  = 5V,  $V_{BST} - V_{SW}$  = 5V;  $f_{SW}$  = 300 kHz,  $R_{CL}$  = 1.42 kΩ, L = 8.2 μH;  $T_A$  = +25°C, unless noted. **Boldface** values indicate -40°C ≤  $T_J$  ≤ +125°C. (Note 3)

- 1 , A /		3							
Parameters	Symbol	Min.	Тур. Мах.		Units	Conditions			
Power Supply Input									
Input Voltage Range	PV <sub>IN,</sub> SV <sub>IN</sub>	4.5	_	75	V				
V <sub>DD</sub> Bias Voltage									
Operating Bias Voltage	$V_{DD}$	4.8	5.1	5.4	V				
Undervoltage Lockout Trip Level	UVLO	3.7	4.2	4.5	V	V <sub>DD</sub> rising			
UVLO Hysteresis	UVLO_HYS	_	600	_	mV				
V <sub>DD</sub> Dropout Voltage	_	700	_	1250	mV	V <sub>IN</sub> = 5.5V, I <sub>PVDD</sub> = 25 mA			
EXTVDD Switchover Voltage	_	4.4	4.6	4.8	V				
EXTVDD Switchover Hysteresis	_	_	0.25	_	V				
Quiescent Supply Current	IQ	_	330	_	μA	V <sub>FB</sub> = 1.5V, MODE=GND			
Shutdown Supply Current	I <sub>QSHDN</sub>	_	0.15	2	μA	Power from $V_{IN}$ , $V_{EN} = 0V$			
		_	35	60	μA	$V_{IN} = V_{DD} = 5.5V, V_{EN} = 0V$			

- Note 1: Specification for packaged product only.
  - 2: The I<sub>CL</sub> is trimmed to get the current in the limits at room temperature.
  - 3: Temperature limits apply for automotive AEC-Q104 qualified part.
  - 4: Not production tested. Specification obtained by characterization.

# ELECTRICAL CHARACTERISTICS<sup>(1)</sup> (CONTINUED)

Electrical Characteristics: PV<sub>IN</sub> = 12V, V<sub>OUT</sub> = 5V, V<sub>DD</sub> = 5V, V<sub>BST</sub> - V<sub>SW</sub> = 5V; f<sub>SW</sub> = 300 kHz, R<sub>CL</sub> = 1.42 kΩ, L = 8.2 μH; T<sub>A</sub> = +25°C, unless noted. **Boldface** values indicate -40°C  $\leq$  T<sub>J</sub>  $\leq$  +125°C. (Note 3)

Line Regulation	Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions				
0.594   0.6   0.606   -40°C ≤ T₁ ≤ +125°C											
0.594   0.6   0.606   -40°C ≤ T <sub>J</sub> ≤ +125°C	Feedback Reference Voltage	V <sub>FB</sub>	0.597	0.6	0.603	V	T <sub>.1</sub> = +25°C				
Line Regulation	-		0.594	0.6	0.606		-				
FB Bias Current   FB_BIAS   — 0.05   0.5	Load Regulation	_	_	0.04	_	%	I <sub>OUT</sub> = 0A to 5A (Note 4)				
Enable Control	Line Regulation	_	_	0.1	_	%	PV <sub>IN</sub> = 7V to 75V (Note 4)				
EN Logic Level High	FB Bias Current	I <sub>FB BIAS</sub>	_	0.05	0.5	μΑ	V <sub>FB</sub> = 0.6V				
EN Logic Level Low	Enable Control										
EN Logic Level Low	EN Logic Level High	EN <sub>HIGH</sub>	1.6		_	V					
EN Bias Current   I_{ENBIAS}   — 6   30	EN Logic Level Low		_	_	0.6	V					
On Timer         Maximum Switching Frequency         FREQ         720         800         880         kHz         FREQ = PV <sub>IN</sub> , I <sub>OUT</sub> = 5, Minimum Switching Frequency         FREQ         230         270         300         kHz         FREQ = 33% PV <sub>IN</sub> Maximum Duty Cycle         D <sub>MAX</sub> —         85         —         %         V <sub>FB</sub> = 0, FREQ = PV <sub>IN</sub> (Note 1)           Minimum Duty Cycle         D <sub>MIN</sub> —         0         —         %         V <sub>FB</sub> > 0.6V           Minimum Off-Time         t <sub>OFF(MIN)</sub> 100         200         300         ns         (Note 4)           Soft Start           Soft Start Time         —         0         —         ns         (Note 4)           Soft Start Time         —         —         5         —         ms         (Note 4)           Mode Control           Mode Logic Level High         —         1.6         —         —         V           Mode Logic Level Low         —         —         0.6         V           Mode Hysteresis         —         —         120         —         mV           Current Limit         I <sub>CLIM</sub> 5.5         6.25         7	EN Bias Current		_	6	30	μA	V <sub>EN</sub> = 0V				
Minimum Switching Frequency   FREQ   230   270   300   kHz   FREQ = 33% PV <sub>IN</sub>   Maximum Duty Cycle   D <sub>MAX</sub>   — 85   — %   V <sub>FB</sub> = 0V, FREQ = PV <sub>IN</sub> (Note 1)   Minimum Duty Cycle   D <sub>MIN</sub>   — 0   — %   V <sub>FB</sub> > 0.6V	On Timer	1									
Maximum Duty Cycle	Maximum Switching Frequency	FREQ	720	800	880	kHz	FREQ = PV <sub>IN</sub> , I <sub>OUT</sub> = 5A				
Minimum Duty Cycle   D <sub>MIN</sub>   — 0   — %   V <sub>FB</sub> > 0.6V	Minimum Switching Frequency	FREQ	230	270	300	kHz	FREQ = 33% PV <sub>IN</sub>				
Minimum Off-Time   toFF(MIN)   100   200   300   ns	Maximum Duty Cycle	D <sub>MAX</sub>	_	85	_	%	V <sub>FB</sub> = 0V, FREQ = PV <sub>IN</sub> (Note 1)				
Minimum Off-Time	Minimum Duty Cycle	D <sub>MIN</sub>	_	0	_	%	V <sub>FB</sub> > 0.6V				
Minimum On-Time   t <sub>ON(MIN)</sub>   — 60   — ns (Note 4)	Minimum Off-Time		100	200	300	ns					
Soft Start Time         —         —         5         —         ms           Mode Control         —         —         5         —         ms           Mode Logic Level High         —         1.6         —         V           Mode Logic Level Low         —         —         0.6         V           Mode Hysteresis         —         —         120         —         mV           Current Limit           Current Limit         I <sub>CLIM</sub> 5.5         6.25         7         A         R <sub>CL</sub> = 1.42 kΩ (Note 2, Note 4)           Li <sub>LIM</sub> Source Current         I <sub>CL</sub> —         135         —         μA           I <sub>LIM</sub> Source Current Tempco         —         —         0.3         —         μA°C (Note 4)           Internal FETs           Top MOSFET R <sub>DS(ON)</sub> R <sub>DS(ON)</sub> —         25         —         mΩ           Bottom MOSFET R <sub>DS(ON)</sub> R <sub>DS(ON)</sub> —         25         —         mΩ           SW Leakage Current         I <sub>SWLEAK</sub> —         —         5         μA         PV <sub>IN</sub> = 48V, V <sub>EN</sub> = 0V           Power Good (PG)	Minimum On-Time		_	60	_	ns	(Note 4)				
Mode Control         Mode Logic Level High         —         1.6         —         V           Mode Logic Level Low         —         —         0.6         V           Mode Hysteresis         —         —         120         —         mV           Current Limit           I <sub>CLIM</sub> 5.5         6.25         7         A         R <sub>CL</sub> = 1.42 kΩ (Note 2, Note 4)           I <sub>LIM</sub> Source Current         I <sub>CL</sub> —         135         —         μA           I <sub>LIM</sub> Source Current Tempco         —         —         0.3         —         μA°C (Note 4)           Internal FETS           Top MOSFET R <sub>DS(ON)</sub> R <sub>DS(ON)</sub> —         25         —         mΩ           Bottom MOSFET R <sub>DS(ON)</sub> R <sub>DS(ON)</sub> —         25         —         mΩ           SW Leakage Current         I <sub>SWLEAK</sub> —         —         5         μA         PV <sub>IN</sub> = 48V, V <sub>EN</sub> = 0V           PV <sub>IN</sub> Leakage Current         I <sub>NILEAK</sub> —         —         10         μA         PV <sub>IN</sub> = 48V, V <sub>EN</sub> = 0V           BST Leakage Current         I <sub>BSTLEAK</sub> —         —         10         μA         PV <sub>IN</sub> = 48V, V <sub>EN</sub> = 0V <td>Soft Start</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Soft Start										
Mode Logic Level High	Soft Start Time	_	_	5	_	ms					
Mode Logic Level Low         —         —         —         0.6         V           Mode Hysteresis         —         —         120         —         mV           Current Limit         I <sub>CLIM</sub> 5.5         6.25         7         A         R <sub>CL</sub> = 1.42 kΩ (Note 2, Note 4)           I <sub>LIM</sub> Source Current         I <sub>CL</sub> —         135         —         μA           I <sub>LIM</sub> Source Current Tempco         —         —         0.3         —         μA'°C (Note 4)           Internal FETS         —         —         0.3         —         μA'°C (Note 4)           Internal FETS         —         —         —         μΔ'°C (Note 4)           Bottom MOSFET R <sub>DS(ON)</sub> R <sub>DS(ON)</sub> —         25         —         mΩ           SW Leakage Current         I <sub>SWLEAK</sub> —         —         5         μA         PV <sub>IN</sub> = 48V, V <sub>EN</sub> = 0V           PV <sub>IN</sub> Leakage Current         I <sub>SWLEAK</sub> —         —         10         μA         PV <sub>IN</sub> = 48V, V <sub>EN</sub> = 0V           BST Leakage Current         I <sub>BSTLEAK</sub> —         —         10         μA         PV <sub>IN</sub> = 48V, V <sub>EN</sub> = 0V           Power Good (PG)           PG Threshold<	Mode Control										
Mode Hysteresis         —         —         120         —         mV           Current Limit         I <sub>CLIM</sub> 5.5         6.25         7         A         R <sub>CL</sub> = 1.42 kΩ (Note 2, Note 4)           I <sub>LIM</sub> Source Current         I <sub>CL</sub> —         135         —         μA           I <sub>LIM</sub> Source Current Tempco         —         —         0.3         —         μA°C (Note 4)           Internal FETS         —         —         MΩ         —         ImΩ           Bottom MOSFET R <sub>DS(ON)</sub> R <sub>DS(ON)</sub> —         25         —         mΩ           SW Leakage Current         I <sub>SWLEAK</sub> —         —         5         μA         PV <sub>IN</sub> = 48V, V <sub>EN</sub> = 0V           PV <sub>IN</sub> Leakage Current         I <sub>VINLEAK</sub> —         —         10         μA         PV <sub>IN</sub> = 48V, V <sub>EN</sub> = 0V           BST Leakage Current         I <sub>BSTLEAK</sub> —         —         10         μA         PV <sub>IN</sub> = 48V, V <sub>EN</sub> = 0V           Power Good (PG)           PG Threshold         V <sub>PG_TH</sub> 85         90         95         %         V <sub>FB</sub> falling	Mode Logic Level High	_	1.6	_	_	V					
Current Limit         I <sub>CLIM</sub> 5.5         6.25         7         A $R_{CL} = 1.42 \text{ kΩ}$ (Note 2, Note 4)           I <sub>LIM</sub> Source Current         I <sub>CL</sub> —         135         —         μA           I <sub>LIM</sub> Source Current Tempco         —         —         0.3         —         μΑ/°C (Note 4)           Internal FETs         Τορ MOSFET R <sub>DS(ON)</sub> R <sub>DS(ON)</sub> —         25         —         mΩ           Bottom MOSFET R <sub>DS(ON)</sub> R <sub>DS(ON)</sub> —         25         —         mΩ           SW Leakage Current         I <sub>SWLEAK</sub> —         —         5         μA         PV <sub>IN</sub> = 48V, V <sub>EN</sub> = 0V           PV <sub>IN</sub> Leakage Current         I <sub>VINLEAK</sub> —         —         10         μA         PV <sub>IN</sub> = 48V, V <sub>EN</sub> = 0V           BST Leakage Current         I <sub>BSTLEAK</sub> —         —         10         μA         PV <sub>IN</sub> = 48V, V <sub>EN</sub> = 0V           Power Good (PG)           PG Threshold         V <sub>PG_TH</sub> 85         90         95         %         V <sub>FB</sub> falling           PG Threshold Hysteresis         V <sub>PG_HYS</sub> —         6         —         %         V <sub>FB</sub> falling	Mode Logic Level Low	_			0.6	V					
Current Limit         I <sub>CLIM</sub> 5.5         6.25         7         A $R_{CL} = 1.42 \text{ kΩ}$ (Note 2, Note 4)           I <sub>LIM</sub> Source Current         I <sub>CL</sub> —         135         —         μA           I <sub>LIM</sub> Source Current Tempco         —         —         0.3         —         μA/°C         (Note 4)           Internal FETS         Top MOSFET R <sub>DS(ON)</sub> R <sub>DS(ON)</sub> —         25         —         mΩ           Bottom MOSFET R <sub>DS(ON)</sub> R <sub>DS(ON)</sub> —         25         —         mΩ           SW Leakage Current         I <sub>SWLEAK</sub> —         —         5         μA         PV <sub>IN</sub> = 48V, V <sub>EN</sub> = 0V           PV <sub>IN</sub> Leakage Current         I <sub>SWLEAK</sub> —         —         10         μA         PV <sub>IN</sub> = 48V, V <sub>EN</sub> = 0V           BST Leakage Current         I <sub>BSTLEAK</sub> —         —         10         μA         PV <sub>IN</sub> = 48V, V <sub>EN</sub> = 0V           Power Good (PG)           PG Threshold         V <sub>PG_TH</sub> 85         90         95         %         V <sub>FB</sub> falling           PG Threshold Hysteresis         V <sub>PG_HYS</sub> —         6         —         %         V <sub>FB</sub> falling	Mode Hysteresis	_	_	120	_	mV					
I_LIM Source Current   I_CL   —   135   —   μA     I_LIM Source Current Tempco   —   —   0.3   —   μA/°C   (Note 4)   Internal FETs	Current Limit										
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Current Limit	I <sub>CLIM</sub>	5.5	6.25	7	Α	$R_{CL}$ = 1.42 kΩ (Note 2, Note 4)				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I <sub>LIM</sub> Source Current	I <sub>CL</sub>		135	_	μA					
Top MOSFET $R_{DS(ON)}$ $R_{DS(ON)}$ $-$ 25 $ m\Omega$ Bottom MOSFET $R_{DS(ON)}$ $R_{DS(ON)}$ $-$ 25 $ m\Omega$ SW Leakage Current $I_{SWLEAK}$ $  -$ </td <td>I<sub>LIM</sub> Source Current Tempco</td> <td>_</td> <td>_</td> <td>0.3</td> <td>_</td> <td>μΑ/°C</td> <td>(Note 4)</td>	I <sub>LIM</sub> Source Current Tempco	_	_	0.3	_	μΑ/°C	(Note 4)				
Bottom MOSFET $R_{DS(ON)}$ $R_{DS(ON)}$ $-$ 25 $ m\Omega$ SW Leakage Current $I_{SWLEAK}$ $  5$ $\mu$ A $PV_{IN} = 48V$ , $V_{EN} = 0V$ $PV_{IN}$ Leakage Current $I_{VINLEAK}$ $  10$ $\mu$ A $PV_{IN} = 48V$ , $V_{EN} = 0V$ BST Leakage Current $I_{BSTLEAK}$ $  10$ $\mu$ A $PV_{IN} = 48V$ , $V_{EN} = 0V$ Power Good (PG)PG Threshold $V_{PG_{-}TH}$ $85$ $90$ $95$ $\%$ $V_{FB}$ risingPG Threshold Hysteresis $V_{PG_{-}HYS}$ $ 6$ $ \%$ $V_{FB}$ falling											
Bottom MOSFET $R_{DS(ON)}$ $R_{DS(ON)}$ $ 25$ $ m\Omega$ SW Leakage Current $I_{SWLEAK}$ $   -$ </td <td>Top MOSFET R<sub>DS(ON)</sub></td> <td>R<sub>DS(ON)</sub></td> <td>_</td> <td>25</td> <td>_</td> <td>mΩ</td> <td></td>	Top MOSFET R <sub>DS(ON)</sub>	R <sub>DS(ON)</sub>	_	25	_	mΩ					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Bottom MOSFET R <sub>DS(ON)</sub>	R <sub>DS(ON)</sub>	_	25	_	mΩ					
BST Leakage Current $I_{BSTLEAK}$ — 10 $\mu$ A $PV_{IN} = 48V, V_{EN} = 0V$ Power Good (PG)  PG Threshold $V_{PG\_TH}$ 85 90 95 % $V_{FB}$ rising  PG Threshold Hysteresis $V_{PG\_HYS}$ — 6 — % $V_{FB}$ falling	SW Leakage Current	I <sub>SWLEAK</sub>	_	_	5	μΑ	PV <sub>IN</sub> = 48V, V <sub>EN</sub> = 0V				
Power Good (PG)           PG Threshold         V <sub>PG_TH</sub> 85         90         95         %         V <sub>FB</sub> rising           PG Threshold Hysteresis         V <sub>PG_HYS</sub> —         6         —         %         V <sub>FB</sub> falling	PV <sub>IN</sub> Leakage Current	I <sub>VINLEAK</sub>	_		10	μΑ					
PG Threshold         V <sub>PG_TH</sub> 85         90         95         %         V <sub>FB</sub> rising           PG Threshold Hysteresis         V <sub>PG_HYS</sub> —         6         —         %         V <sub>FB</sub> falling	BST Leakage Current	I <sub>BSTLEAK</sub>	_	_	10	μA	$PV_{IN} = 48V$ , $V_{EN} = 0V$				
PG Threshold Hysteresis V <sub>PG_HYS</sub> — 6 — % V <sub>FB</sub> falling	Power Good (PG)										
PG Threshold Hysteresis V <sub>PG_HYS</sub> — 6 — % V <sub>FB</sub> falling	PG Threshold	$V_{PG\_TH}$	85	90	95	%	V <sub>FB</sub> rising				
	PG Threshold Hysteresis			6	_	%	V <sub>FB</sub> falling				
	PG Delay Time	t <sub>PG_DLY</sub>	_	150	_	μs	V <sub>FB</sub> rising				

Note 1: Specification for packaged product only.

<sup>2:</sup> The I<sub>CL</sub> is trimmed to get the current in the limits at room temperature.

<sup>3:</sup> Temperature limits apply for automotive AEC-Q104 qualified part.

<sup>4:</sup> Not production tested. Specification obtained by characterization.

# ELECTRICAL CHARACTERISTICS<sup>(1)</sup> (CONTINUED)

Electrical Characteristics:  $PV_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $V_{DD} = 5V$ ,  $V_{BST} - V_{SW} = 5V$ ;  $f_{SW} = 300$  kHz,  $R_{CL} = 1.42$  kΩ, L = 8.2 μH;  $T_A = +25$ °C, unless noted. **Boldface** values indicate -40°C  $\leq T_J \leq +125$ °C. (Note 3)

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Thermal Protection						
Overtemperature Shutdown	T <sub>SHD</sub>	_	150	_	°C	T <sub>J</sub> rising (Note 4)
Overtemperature Shutdown Hysteresis	T <sub>SHD_HYS</sub>	_	15	_	°C	Note 4

- Note 1: Specification for packaged product only.
  - 2: The I<sub>CL</sub> is trimmed to get the current in the limits at room temperature.
  - 3: Temperature limits apply for automotive AEC-Q104 qualified part.
  - 4: Not production tested. Specification obtained by characterization.


### **TEMPERATURE SPECIFICATIONS**

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Temperature Ranges								
Junction Operating Temperature	TJ	-40	_	+125	°C	Note 1		
Storage Temperature Range	T <sub>S</sub>	-65	_	+150	°C			
Maximum Junction Temperature	TJ	_	_	+150	°C			
Lead Temperature	T <sub>LEAD</sub>	_	_	+260	°C	Soldering, 10s		
Package Thermal Resistance								
Thermal Resistance, 6 mm x 6 mm, VQFN-32LD	$\theta_{\sf JA}$	_	33.3	_	°C/W			


Note 1: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T<sub>A</sub>, T<sub>J</sub>, θ<sub>JA</sub>). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +125°C rating. Sustained junction temperatures above +125°C can impact the device reliability.

### 2.0 TYPICAL CHARACTERISTIC CURVES


**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.




**FIGURE 2-1:** Efficiency vs. Output Current  $(V_{IN} = 5V)$ .




**FIGURE 2-2:** Efficiency vs. Output Current ( $V_{IN} = 12V$ ).



**FIGURE 2-3:** Efficiency vs. Output Current  $(V_{IN} = 24V)$ .



**FIGURE 2-4:** Efficiency vs. Output Current ( $V_{IN} = 48V$ ).



**FIGURE 2-5:** Output Voltage vs. Output Current ( $V_{OUT} = 1.5V$ ).







FIGURE 2-6: Output Voltage vs. Output Current ( $V_{OUT} = 1.8V$ ).




**FIGURE 2-7:** Output Voltage vs. Output Current ( $V_{OUT} = 3.3V$ ).



**FIGURE 2-8:** Output Voltage vs. Output Current  $(V_{OUT} = 5V)$ .




**FIGURE 2-9:** Output Voltage vs. Input Voltage  $(V_{OUT} = 1.5V)$ .




**FIGURE 2-10:** Output Voltage vs. Input Voltage  $(V_{OUT} = 1.8V)$ .




**FIGURE 2-11:** Output Voltage vs. Input Voltage  $(V_{OUT} = 3.3V)$ .




**FIGURE 2-12:** Output Voltage vs. Input Voltage  $(V_{OUT} = 5V)$ .




**FIGURE 2-13:**  $V_{IN}$  Operating Supply Current vs. Input Voltage (MODE = VDD).




**FIGURE 2-14:**  $V_{IN}$  Operating Supply Current vs. Temperature (MODE = VDD).




**FIGURE 2-15:**  $V_{IN}$  Operating Supply Current vs. Input Voltage (MODE = GND).




**FIGURE 2-16:**  $V_{IN}$  Operating Supply Current vs. Temperature (MODE = GND).



**FIGURE 2-17:**  $V_{IN}$  Shutdown Current vs. Input Voltage.



**FIGURE 2-18:** V<sub>IN</sub> Shutdown Current vs. Temperature.



**FIGURE 2-19:**  $V_{DD}$  Voltage vs. Input Voltage.




FIGURE 2-20: V<sub>DD</sub> Voltage vs. Temperature.





FIGURE 2-21: Enable Threshold vs. Input Voltage.



**FIGURE 2-22:** Enable Threshold vs. Temperature.




FIGURE 2-23: Switching Frequency vs. Input Voltage.





FIGURE 2-24: Switching Frequency vs. Temperature.



**FIGURE 2-25:** Switching Frequency vs. Output Current.







FIGURE 2-26: Output Current Limit vs. Input Voltage.




**FIGURE 2-27:** Output Current Limit vs. Temperature.




**FIGURE 2-28:** Power Good Threshold vs. Temperature.



**FIGURE 2-29:** Undervoltage Lockout vs. Temperature.



**FIGURE 2-30:** Feedback Voltage vs. Temperature.



**FIGURE 2-31:** Enable Turn-On and Rise Time.





FIGURE 2-32: Enable Turn-Off and Rise Time.



**FIGURE 2-33:** V<sub>IN</sub> Start-Up with Pre-biased Output.





FIGURE 2-34: Enable Turn-On and Turn-Off.



**FIGURE 2-35:** Switching Waveform  $(I_{OUT} = 0.05A)$  - HLL.





FIGURE 2-36: Switching Waveform (I<sub>OUT</sub> = 5A).



**FIGURE 2-37:** Switching Waveform  $(I_{OUT} = 0.05A)$  - CCM.




FIGURE 2-38: HLL to CCM Transition.




FIGURE 2-39: Power-Up into Short-Circuit.





FIGURE 2-40: Enable into Short-Circuit.



**FIGURE 2-41:** Behavior when Entering Short-Circuit.





FIGURE 2-42: Recovery from Short-Circuit.



**FIGURE 2-43:** Behavior when Entering Thermal Shutdown.




FIGURE 2-44: Recovery from Thermal Shutdown.




FIGURE 2-45: Load Transient Response (0 to 2.5A).




FIGURE 2-46: Load Transient Response (0 to 5A) - HLL.




FIGURE 2-47: Load Transient Response (0 to 5A) - CCM.




FIGURE 2-48: Line Transient Response (12V to 18V).

Note: Unless otherwise indicated, V<sub>IN</sub> = 12V, V<sub>OUT</sub> = 5V, I<sub>OUT</sub> = 0A, f<sub>SW</sub> = 300 kHz, R<sub>CL</sub> = 1.42 k $\Omega$ , L = 8.2  $\mu$ H.




FIGURE 2-49: Line Transient Response (12V to 24V).

# 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

Pin Number	Symbol	Description
1	I <sub>LIM</sub>	Current Limit Adjust Input. Connect a resistor from I <sub>LIM</sub> to the SW node to set the current limit. Refer to <b>Section 4.4 "Current Limit"</b> for more details.
2, 16, 17, 18, 19, 22, 29	PGND	Power Ground. PGND is the ground path for the MIC28515 buck converter power stage. The PGND pin connects to the sources of the low-side N-channel internal MOSFET, the negative terminals of the input capacitors and the negative terminals of the output capacitors. The loop for the Power Ground should be as small as possible and separate from the Analog Ground (AGND) loop.
12, 13, 14, 15, 20	SW	Switch Node (Output). Internal connection for the high-side MOSFET source and low-side MOSFET drain. Connect one terminal of the Inductor to the SW node.
3	SW	Switch node return to the Controller. Connect this pin to the SW node on the PCB.
4	BST	Boost Pin (Output). Bootstrapped voltage to the high-side N-channel internal MOSFET driver. An internal diode is connected between the PV <sub>DD</sub> pin and the BST pin. A boost capacitor of 0.1 µF is connected between the BST pin and the SW pin.
5, 6, 7, 8, 9, 10, 11	PV <sub>IN</sub>	High-Side Internal N-Channel MOSFET Drain Connection (Input). The $PV_{IN}$ operating voltage range is from 4.5V to 75V. Input capacitors between the $PV_{IN}$ pins and the Power Ground (PGND) are required and the connection should be kept as short as possible.
21	$PV_{DD}$	Supply for the MOSFET Drivers. Connect to $V_{DD}$ through a $2\Omega$ series resistor. Connect a minimum 4.7 $\mu$ F low-ESR ceramic capacitor from PV <sub>DD</sub> to PGND.
23	EXTVDD	Auxiliary LDO Input. Connect to a supply higher than 4.7V (typical) to bypass the internal high-voltage LDO. Leave unconnected/connect to ground when the EXTVDD pin is not used. Connect a 2.2 µF low-ESR ceramic capacitor between EXTVDD and PGND when EXTVDD is connected to an external supply voltage in the range of 4.7V to 13.2V.
24	EN	Enable (Input). A logic level control of the output. The EN pin is CMOS-compatible. Logic high = enable, logic low = shutdown. In the OFF state, the $V_{DD}$ LDO and the buck regulator are disabled and the supply current of the device is reduced. Do not pull the EN pin above the PV $_{IN}$ supply. Do not pull the EN pin to the $V_{DD}$ for applications requiring auto power-up with $V_{IN}$ supply.
25	FREQ	Frequency Programming Input. Connect to V <sub>IN</sub> to set the switching frequency to 800 kHz. Connect to the mid-point of a resistor divider from PV <sub>IN</sub> to AGND to set the switching frequency. Refer to <b>Section 5.1</b> " <b>Setting the Switching Frequency</b> ".
26	MODE	Operation Mode Selection Pin. Connect to GND to set the light load operation mode to HLL or to VDD to set mode to CCM.
27	FB	Feedback (Input). Input to the transconductance amplifier of the control loop. The FB pin is regulated to 0.6V. A resistor divider connecting the feedback to the output is used to adjust the desired output voltage.
28	AGND	Analog Ground. Reference node for all the control logic circuits inside the MIC28515. Connect AGND to PGND at one point; see <b>Section 6.0 "PCB Layout Guidelines"</b> for details.
30	V <sub>DD</sub>	$V_{DD}$ Bias (Input). Power to the internal reference and control sections of the MIC28515. The $V_{DD}$ operating voltage range is from 4.5V to 5.5V. A 2.2 $\mu$ F ceramic capacitor from the $V_{DD}$ pin to the PGND pin must be placed next to the IC.
31	SV <sub>IN</sub>	Input Voltage to the internal regulator, which powers the internal reference and control section of the MIC28515. Connect to $PV_{IN}$ through a $2\Omega$ resistor. Connect a 1 $\mu F$ capacitor from this pin to AGND.
32	PG	Open-Drain Power Good Output. PG is pulled to ground when the output voltage is below 90% of the target voltage. Pull-up to $V_{DD}$ through a 10 k $\Omega$ resistor to set a logic high level when the output voltage is above 90% of the target voltage.

# 4.0 FUNCTIONAL DESCRIPTION

The MIC28515 is an adaptive on-time synchronous, step-down DC/DC regulator. It is designed to operate over a wide input voltage range, from 4.5V to 75V, and provides a regulated output voltage at up to 5A of output current. An adaptive on-time control scheme is employed in order to obtain a constant switching frequency and to simplify the control compensation. Overcurrent protection is implemented with the use of an external sense resistor that sets the current limit. The device includes a fixed soft start time that reduces the power supply input surge current at start-up by controlling the output voltage rise time.

# 4.1 Theory of Operation

The MIC28515 Functional Block Diagram is presented on page 2. The output voltage is sensed by the MIC28515 Feedback pin, FB, via the voltage dividers, R1 and R2, and compared to a 0.6V reference voltage ( $V_{REF}$ ), at the main comparator through a low-gain transconductance ( $g_m$ ) amplifier. If the feedback voltage decreases and the output of the  $g_m$  amplifier is below 0.6V, then the main comparator will trigger the control logic and generate an on-time period. The on-time period is predetermined by the fixed  $t_{ON}$  estimator circuitry value from Equation 4-1:

#### **EQUATION 4-1:**

$$t_{ON(ESTIMATED)} = \frac{V_{OUT}}{V_{IN} \times f_{SW}}$$

Where:

V<sub>OUT</sub> = Output Voltage

V<sub>IN</sub> = Power Stage Input Voltage f<sub>SW</sub> = Switching Frequency

At the end of the on-time period, the internal high-side driver turns off the high-side MOSFET and the low-side driver turns on the low-side MOSFET. The off-time period length depends on the feedback voltage in most cases. When the feedback voltage decreases and the output of the  $g_m$  amplifier is below 0.6V, the on-time period is triggered and the off-time period ends. If the off-time period, determined by the feedback voltage is less than the minimum off-time,  $t_{\rm OFF(MIN)}$ , which is about 240 ns, then the MIC28515 control logic will apply the  $t_{\rm OFF(MIN)}$  instead. The minimum  $t_{\rm OFF(MIN)}$  period is required to maintain enough energy in the Boost Capacitor ( $C_{\rm BST}$ ) to drive the high-side MOSFET.

The maximum duty cycle is obtained from the 240 ns  $t_{\text{OFF(MIN)}}$ :

#### **EQUATION 4-2:**

$$D_{MAX} = \frac{t_S - t_{OFF(MIN)}}{t_S} = 1 - \frac{240ns}{t_S}$$
 Where: 
$$t_S = 1/f_{SW}$$

It is not recommended to use the MIC28515 with an off-time close to  $t_{OFF(MIN)}$  during steady-state operation.

The actual on-time and resulting switching frequency will vary with the part-to-part variation in the rise and fall times of the internal MOSFETs, the output load current and the variations in the  $V_{DD}$  voltage. Also, the minimum  $t_{ON}$  results in a lower switching frequency in high  $V_{IN}$  to  $V_{OUT}$  applications, such as 75V to 1.0V.

Figure 4-1 shows the MIC28515 control loop timing during steady-state operation for CCM operation. During steady-state operation, the  $g_{\rm m}$  amplifier senses the feedback voltage ripple. The feedback ripple which is proportional to the output voltage ripple and the inductor current ripple, triggers the on-time period. The on-time is predetermined by the  $t_{\rm ON}$  estimator. The termination of the off-time is controlled by the feedback voltage. At the valley of the feedback voltage ripple, which occurs when  $V_{\rm FB}$  falls below  $V_{\rm REF}$ , the OFF period ends and the next on-time period is triggered through the control logic circuitry.





FIGURE 4-1: MIC28515 Control Loop Timing (CCM Mode).

Figure 4-2 shows the operation of the MIC28515 during load transient. The output voltage drops due to the sudden load increase, which causes  $V_{FB}$  to be less than  $V_{REF}$ . This will cause the error comparator to trigger an on-time period. At the end of the on-time period, a minimum off-time is generated to charge  $C_{BST}$  because the feedback voltage is still below  $V_{REF}$ . Then, the next on-time period is triggered due to the

low feedback voltage. Therefore, the switching frequency changes during the load transient, but returns to the nominal fixed frequency once the output has stabilized at the new load current level. With the varying duty cycle and switching frequency, the output recovery time is fast and the output voltage deviation is small in the MIC28515 converter.



**FIGURE 4-2:** MIC28515 Load Transient Response.

Unlike true Current-mode control, the MIC28515 uses the output voltage ripple to trigger an on-time period. The output voltage ripple is proportional to the inductor current ripple if the ESR of the output capacitor is large enough.

In order to meet the stability requirements, the MIC28515 feedback voltage ripple should be in phase with the inductor current ripple and large enough to be sensed by the  $g_{\rm m}$  amplifier. The recommended feedback voltage ripple is 20 mV ~ 100 mV. If a low-ESR output capacitor is selected, then the feedback voltage ripple may be too small to be sensed by the g<sub>m</sub> amplifier and the error comparator. Also, the output voltage ripple and the feedback voltage ripple are not necessarily in phase with the inductor current ripple if the ESR of the output capacitor is very low. For these applications, ripple injection is required to ensure proper operation. Refer to Section 5.7 "Ripple Injection" "Application under Section 5.0 Information" for details about the ripple injection technique.

# 4.2 HyperLight Load (HLL) Mode/Discontinuous Mode

In continuous mode, the inductor current can go negative at light loads. However, at light loads the MIC28515 is able to force the inductor current to

operate in discontinuous mode when MODE is set to HLL Mode. In HLL mode, the efficiency is optimized by shutting down all the non-essential circuits and minimizing the supply current. The MIC28515 wakes up and turns on the high-side MOSFET when the feedback voltage  $V_{\text{FB}}$  drops below 0.6V.

The MIC28515 has a zero crossing comparator (ZC Detection) that monitors the inductor current by sensing the voltage drop across the low-side MOSFET during its ON-time. If the  $V_{FB}$  is >0.6V and the inductor current goes slightly negative, then the MIC28515 automatically powers down most of the IC circuitry and goes into a low-power mode.

Once the MIC28515 goes into discontinuous mode, both the high-side and low-side MOSFETs are kept in off state. The load current is supplied by the output capacitors, and  $V_{OUT}$  drops. If the drop of  $V_{OUT}$  causes  $V_{FB}$  to go below  $V_{REF}$ , then all the circuits will wake-up into normal continuous mode. Figure 4-3 shows the control loop timing in discontinuous mode.




FIGURE 4-3: MIC28515 Control Loop Timing (HLL Mode).

During discontinuous mode, the bias current of most circuits are reduced. As a result, the total power supply current during discontinuous mode is only about 400  $\mu$ A, allowing the MIC28515 to achieve high efficiency in light load applications.

#### 4.3 Soft Start

Soft start reduces the power supply input surge current at startup by controlling the output voltage rise time. The input surge appears while the output capacitor is charged up. A slower output rise time will draw a lower input surge current.

The MIC28515 implements an internal digital soft-start by making the 0.6V reference voltage  $V_{REF}$  ramp from 0 to 100% in about 5 ms. Therefore, the output voltage is controlled to increase slowly by a staircase  $V_{FB}$  ramp. Once the soft-start cycle ends, the related circuitry is disabled to reduce current consumption. VDD must be powered up at the same time or after VIN to make the soft start function correctly.

#### 4.4 Current Limit

The MIC28515 uses the low-side MOSFET  $R_{DS(ON)}$  to sense the inductor current. In each switching cycle of the MIC28515 converter, the inductor current is sensed by monitoring the voltage across the low-side MOSFET during the OFF period of the switching cycle, during which the low-side MOSFET is ON. An internal current source of 135  $\mu A$  generates a voltage across the external Current Limit Setting Resistor,  $R_{CI}$ .

The  $I_{LIM}$  Pin Voltage ( $V_{ILIM}$ ) is the difference of the voltage across the low-side MOSFET and the voltage across the resistor ( $V_{CL}$ ). The sensed voltage,  $V_{ILIM}$ ,is compared with the Power Ground (PGND) after a blanking time of 150 ns.

If the absolute value of the voltage drop across the low-side MOSFET is greater than the absolute value of the voltage across the current setting resistor ( $V_{CL}$ ), the MIC28515 triggers the current limit event. A series of eight consecutive current limit events triggers the Hiccup mode. Once the controller enters into Hiccup mode, it initiates a soft-start sequence after a hiccup time-out of 4 ms (typical). Both the high-side and low-side MOSFETs are turned off during a hiccup time-out. The hiccup sequence, including the soft start, reduces the stress on the switching FETs, and protects the load and supply from severe short conditions.

Since the MOSFET  $R_{DS(ON)}$  varies from 30% to 40% with temperature, consider the  $R_{DS(ON)}$  variation while calculating  $R_{CL}$  in the above equation to avoid false current limiting due to increased MOSFET junction temperature rise.

To improve the current limit variation, the MIC28515 adjusts the internal Current Limit Source Current (I $_{CL}$ ) at a rate of 0.3  $\mu\text{A}/^{\circ}\text{C}$  when the MIC28515 junction temperature changes to compensate the R $_{DS(ON)}$  variation of the low-side MOSFET. Figure 2-26 indicates the temperature variation of the current limit with  $R_{Cl}$  = 1.5  $k\Omega$ .

A small capacitor ( $C_{CL}$ ) can be connected from the  $I_{LIM}$  pin to PGND to filter the switch node ringing during the OFF period, allowing a better current sensing. The time constant of  $R_{CL}$  and  $C_{CL}$  should be less than the minimum off time.

#### 4.5 Negative Current Limit

The MIC28515 implements a negative current limit by sensing the SW voltage when the low-side MOSFET is ON. If the SW node voltage exceeds 48 mV, typical, or an equivalent of 2A, the device turns off the low-side MOSFET for 500 ns.

#### 4.6 Internal MOSFET Gate Drive

The functional block diagram shows a bootstrap circuit, consisting of an internal diode from PV<sub>DD</sub> to BST and an external capacitor connected from the SW pin to the BST pin (CBST). This circuit supplies energy to the high-side drive circuit. The capacitor, C<sub>BST</sub>, is charged while the low-side MOSFET is ON and the voltage on the SW pin is approximately 0V. Energy from  $C_{\mbox{\footnotesize{BST}}}$  is used to turn on the high-side MOSFET. As the high-side MOSFET turns on, the voltage on the SW pin increases to approximately V<sub>IN</sub>. The internal diode is reverse-biased and V<sub>BST</sub> floats high while continuing to keep the high-side MOSFET on. The bias current of the high-side driver is less than 10 mA, so a 0.1 µF to 1 µF is sufficient to hold the gate voltage with minimal droop for the power stroke (high-side switching) cycle (i.e.,  $\Delta V_{CBST}$  = 10 mA x 4  $\mu s/0.1~\mu F$  = 400 mV). When the low-side MOSFET is turned back on, CBST is recharged through D1. A small resistor in series with C<sub>BST</sub> can be used to slow down the turn-on time of the high-side N-channel MOSFET.


The drive voltage is derived from the  $PV_{DD}$  supply voltage. The nominal low-side gate drive voltage is  $PV_{DD}$  and the nominal high-side gate drive voltage is approximately  $PV_{DD}$  -  $V_{DIODE}$ , where  $V_{DIODE}$  is the voltage drop across the internal diode. An approximate 30 ns delay between the high-side and low-side driver transitions is used to prevent current from simultaneously flowing unimpeded through both MOSFETs.

# 4.7 Auxiliary Bootstrap LDO (EXTVDD)


The MIC28515 features an auxiliary bootstrap LDO that improves the system efficiency by supplying the MIC28515 internal circuit bias power and gate drivers from the converter output voltage. This LDO is enabled when the voltage on the EXTVDD pin is above 4.6V (typical) and, at the same time, the main LDO that operates from  $V_{\rm IN}$  is disabled to reduce power consumption. Connect EXTVDD to the output of the buck converter if it is between 4.7V and 14V. When the EXTVDD is tied to  $V_{\rm OUT}$ , a voltage spike will occur at

the PV<sub>DD</sub> and V<sub>DD</sub> during a fast hard short at V<sub>OUT</sub>. 10  $\mu$ F or larger decoupling ceramic capacitors at PV<sub>DD</sub> and V<sub>DD</sub> are recommended for such a situation.

The  $V_{OUT}$  load transient response with this auxiliary bootstrap LDO enabled remains the same as the  $V_{OUT}$  load transient response with the auxiliary bootstrap LDO disabled as shown in Figure 4-4 and Figure 4-5.



**FIGURE 4-4:**  $V_{OUT}$  Load Transient with EXTVDD Connected to  $V_{OUT}$ .



**FIGURE 4-5:** V<sub>OUT</sub> Load Transient with EXTVDD Connected to Ground.

### 5.0 APPLICATION INFORMATION

# 5.1 Setting the Switching Frequency

The MIC28515 is an adjustable frequency, synchronous buck regulator that features an adaptive on-time control architecture. The switching frequency can be adjusted between 270 kHz and 800 kHz by changing the resistor divider network, consisting of  $R_{\rm 3}$  and  $R_{\rm 4}$ .

Equation 5-1 gives the estimated switching frequency.

#### **EQUATION 5-1:**

$$f_{SW(ADJ)} = f_O \times \frac{R_3}{R_3 + R_4}$$

Where:

 $f_O$  = Switching Frequency when R<sub>4</sub> is 100 kΩ and R<sub>3</sub> is open.  $f_O$  is typically 800 kHz.

# 5.2 Setting Output Voltage

The MIC28515 requires two resistors to set the output voltage, as shown in Figure 5-1.




FIGURE 5-1: Voltage Divider Configuration.

The output voltage is determined by Equation 5-2:

#### **EQUATION 5-2:**

$$V_O = V_{FB} \times \left(1 + \frac{R_I}{R_2}\right)$$
 Where: 
$${\rm V_{FB}} = 0.6 {\rm V}$$

Typical values for  $R_1$  range from 3 k $\Omega$  to 10 k $\Omega$ . If  $R_1$  is too big, it may allow noise to be introduced into the voltage feedback loop. If  $R_1$  is too small, it will decrease the efficiency of the power supply, especially at light loads. Once  $R_1$  is selected,  $R_2$  can be calculated using Equation 5-3.

#### **EQUATION 5-3:**

$$R_2 = \frac{V_{FB} \times R_I}{V_{OUT} - V_{FB}}$$

# 5.3 Setting the Current Limit

The Source Current Limit ( $I_{CL}$ ) is trimmed at the factory to achieve a higher current limit accuracy with  $R_{CL}$  = 1.42 k $\Omega$ , as specified in **Section 1.0 "Electrical Characteristics"**. It is possible to adjust other current limits by changing the  $R_{CL}$  value using Equation 5-4.

#### **EQUATION 5-4:**

$$R_{CL} = \frac{\left(I_{LIM} + \frac{\Delta I_{L(PP)}}{2}\right) \times R_{DS(ON)}}{I_{CL}}$$

Where:

I<sub>LIM</sub> = Load Current Limit

 $R_{DS(ON)}$  = On-Resistance of the Low-Side MOSFET

(25 m $\Omega$ , typical)

 $\Delta I_{L(PP)}$  = Inductor Ripple Current

I<sub>CL</sub> = Current Limit Source Current (135 μA, typical)

#### 5.4 Inductor Selection

Values for inductance, peak and RMS currents are required to select the inductor. The input voltage, output voltage, switching frequency and the inductance value determine the peak-to-peak inductor ripple current. Generally, higher inductance values are used with higher input voltages. Larger peak-to-peak ripple currents will increase the power dissipation in the inductor and MOSFETs. Larger output ripple currents will also require more output capacitance to smooth out the larger ripple current. Smaller peak-to-peak ripple currents require a larger inductance value, and therefore, a larger and more expensive inductor. A good compromise between size, loss and cost is to set the inductor ripple current to be equal to 20% of the maximum output current. The inductance value is calculated by Equation 5-5.

#### **EQUATION 5-5:**

$$L = \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times f_{SW} \times 20\% \times I_{OUT(MAX)}}$$

Where:

f<sub>SW</sub> = Switching Frequency

20% = Ratio of AC Ripple Current to DC Output

Current

 $V_{IN(MAX)}$  = Maximum Power Stage Input Voltage

For a selected inductor, the peak-to-peak inductor current ripple is:

#### **EQUATION 5-6:**

$$\Delta I_{L(PP)} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L}$$

The peak inductor current is equal to the average output current plus one-half of the peak-to-peak inductor current ripple.

#### **EQUATION 5-7:**

$$I_{L(PK)} = I_{OUT} + 0.5 \times \Delta I_{L(PP)}$$

The RMS inductor current is used to calculate the I<sup>2</sup>R losses in the inductor.

#### **EQUATION 5-8:**

$$I_{L(RMS)} = \sqrt{I_{OUT}^2 + \frac{\Delta I_{L(PP)}^2}{12}}$$

Maximizing efficiency requires the proper selection of core material while minimizing the winding resistance. The high-frequency operation of the MIC28515 requires the use of ferrite materials for all but the most cost-sensitive applications. Lower cost iron powder cores may be used, but the increase in core loss will reduce the efficiency of the power supply. This is especially noticeable at low output power. The winding resistance decreases efficiency at the higher output current levels. The winding resistance must be minimized, although this usually comes at the expense of a larger inductor. The power dissipated in the inductor is equal to the sum of the core and copper losses. At higher output loads, the core losses are usually insignificant and can be ignored. At lower output currents, the core losses can be significant. Core loss information is usually available from the magnetics vendor. Copper loss in the inductor is calculated by Equation 5-9.

#### **EQUATION 5-9:**

$$P_{INDUCTOR(CU)} = \left[I_{L(RMS)}\right]^2 \times R_{WINDING}$$

The resistance of the copper wire, R<sub>WINDING</sub>, increases with the ambient temperature. The value of the winding resistance used should be at the operating temperature.

#### **EQUATION 5-10:**

$$R_{WINDING(HT)} = R_{WINDING(^{\circ}C)} \times (1 + 0.004 \times (T_H - T_A))$$

= Temperature of Wire Underload  $T_{H}$ = Ambient Room Temperature = +25°C  $T_A$ = Room Temperature Winding Resistance R<sub>WINDING(°C)</sub> (usually specified by the manufacturer)

#### 5.5 **Output Capacitor Selection**

The type of the output capacitor is usually determined by its Equivalent Series Resistance (ESR). Voltage and RMS current capability are two other important factors for selecting the output capacitor. Recommended capacitor types are ceramic, low-ESR aluminum electrolytic, OS-CON and POSCAP. The output capacitor's ESR is usually the main cause of the output ripple. The output capacitor ESR also affects the control loop from a stability point of view. The maximum value of the ESR is calculated using Equation 5-11.

#### **EQUATION 5-11:**

$$ESR_{COUT} \leq \frac{\Delta V_{OUT(PP)}}{\Delta I_{L(PP)}}$$

Where:

 $\Delta V_{OUT(PP)}$  = Peak-to-Peak Output Voltage Ripple = Peak-to-Peak Inductor Current Ripple  $\Delta I_{L(PP)}$ 

The total output ripple is a combination of ripple voltages due to the ESR and output capacitance. The total ripple is calculated in Equation 5-12.

# **EQUATION 5-12:**

 $\Delta V_{OUT(PP)}$  $= \sqrt{\left(\frac{\Delta I_{L(PP)}}{C_{OUT} \times f_{SW} \times 8}\right)^{2} + \left(\Delta I_{L(PP)} \times ESR_{COUT}\right)^{2}}$ 

Where:

C<sub>OUT</sub> = Output Capacitance Value = Switching Frequency

As described in Section 4.1 "Theory of Operation", a subsection of Section 4.0 "Functional Description". the MIC28515 requires at least 20 mV peak-to-peak ripple at the FB pin to make the g<sub>m</sub> amplifier and the error comparator behave properly. Also, the output voltage ripple should be in phase with the inductor

current. Therefore, the output voltage ripple caused by the output capacitors' value should be much smaller than the ripple caused by the output capacitor's ESR. If low-ESR capacitors, such as ceramic capacitors, are selected as the output capacitors, a ripple injection method should be applied to provide enough feedback voltage ripple. Refer to Section 5.7 "Ripple Injection" for details.

The voltage rating of the capacitor should be 20% greater for aluminum electrolytic or OS-CON. The output capacitor's RMS current is calculated in Equation 5-13.

#### **EQUATION 5-13:**

$$I_{COUT(RMS)} = \frac{\Delta I_{L(PP)}}{\sqrt{12}}$$

The power dissipated in the output capacitor is:

#### **EQUATION 5-14:**

$$P_{DISS(COUT)} = I_{COUT(RMS)}^{2} \times ESR_{COUT}$$

# 5.6 Input Capacitor Selection

The input capacitor for the power stage input,  $V_{\text{IN}}$ , should be selected for ripple current rating and voltage rating. Tantalum input capacitors may fail when subjected to high inrush currents caused by turning on the input supply. A tantalum input capacitor's voltage rating should be at least two times the maximum input voltage to maximize reliability. Aluminum electrolytic, OS-CON and multilayer polymer film capacitors can handle the higher inrush currents without voltage derating. The input voltage ripple will primarily depend on the input capacitor's ESR. The peak input current is equal to the peak inductor current, so:

#### **EQUATION 5-15:**

$$\Delta V_{IN} = \, I_{L(PK)} \times ESR_{CIN}$$

The input capacitor must be rated for the input current ripple. The RMS value of the input capacitor current is determined at the maximum output current. Assuming the peak-to-peak inductor current ripple is low:

#### **EQUATION 5-16:**

$$I_{CIN(RMS)} \approx I_{OUT(MAX)} \times \sqrt{D \times (1-D)}$$

The power dissipated in the input capacitor is:

#### **EQUATION 5-17:**

$$P_{DISS(CIN)} = I_{CIN(RMS)}^{2} \times ESR_{CIN}$$

# 5.7 Ripple Injection

The  $V_{FB}$  ripple required for proper operation of the MIC28515  $g_m$  amplifier and comparator is 20 mV to 100 mV. However, the output voltage ripple is generally designed as 1% to 2% of the output voltage. For low output voltages, such as 1V, the output voltage ripple is only 10 mV-20 mV and the feedback voltage ripple is less than 20 mV. If the feedback voltage ripple is so small that the  $g_m$  amplifier and comparator cannot sense it, then the MIC28515 loses control and the output voltage is not regulated. In order to have sufficient  $V_{FB}$  ripple, a ripple injection method should be applied for low output voltage ripple applications.

The applications are divided into three situations according to the amount of the feedback voltage ripple:

 Enough ripple at the feedback voltage due to the large ESR of the output capacitors (Figure 5-2).
 The converter is stable without any ripple injection.




FIGURE 5-2:

Enough Ripple at FB.

The feedback voltage ripple is:

### **EQUATION 5-18:**

$$\Delta V_{FB(PP)} = \frac{R_2}{R_1 + R_2} \times ESR_{CIN} \times \Delta I_{L(PP)}$$

Where:

 $\Delta I_{L(PP)}$  = Peak-to-Peak Value of the Inductor Current Ripple

Inadequate ripple at the feedback voltage due to the small ESR of the output capacitors.

In this situation, the output voltage ripple is fed into the FB pin through a Feed-Forward Capacitor,  $C_{\rm ff}$ , as shown in Figure 5-3. The typical  $C_{\rm ff}$  value is between 1 nF and 22 nF.




FIGURE 5-3: Inadequate Ripple at FB.

With the feed-forward capacitor, the feedback voltage ripple is very close to the output voltage ripple.

#### **EQUATION 5-19:**

$$\Delta V_{FB(PP)} \approx ESR_{COUT} \times \Delta I_{L(PP)}$$

 Virtually no ripple at the FB pin voltage due to the very low-ESR of the output capacitors.
 In this situation, the output voltage ripple is less than 20 mV. Therefore, additional ripple is injected into the FB pin from the Switching Node, SW, via a resistor, R<sub>INJ</sub>, and a capacitor, C<sub>INJ</sub>, as shown in Figure 5-4.




FIGURE 5-4:

Invisible Ripple at FB.

The injected ripple is:

#### **EQUATION 5-20:**

$$\Delta V_{FB(PP)} = V_{IN} \times K_{DIV} \times D \times (1-D) \times \frac{1}{f_{SW} \times \tau}$$

Where:

V<sub>IN</sub> = Power Stage Input Voltage

D = Duty Cycle

 $f_{SW}$  = Switching Frequency

 $\tau = (R_1//R_2//R_{INJ}) \times C_{ff}$ 

#### **EQUATION 5-21:**

$$K_{DIV} = \frac{R1/\!/R2}{R_{INJ} + R1/\!/R2}$$

In Equation 5-20 and Equation 5-21, it is assumed that the time constant associated with  $C_{\rm ff}$  must be much greater than the switching period:

#### **EQUATION 5-22:**

$$\frac{1}{f_{SW} \times \tau} = \frac{T}{\tau} \ll 1$$

If the voltage divider resistors,  $R_1$  and  $R_2$ , are in the  $k\Omega$  range, a  $C_{ff}$  of 1 nF to 22 nF can easily satisfy the large time constant requirements. Also, a 100 nF injection capacitor,  $C_{INJ}$ , is used in order to be considered as short for a wide range of the frequencies.

The process of sizing the ripple injection resistor and capacitors is as follows.

- 1. Select  $C_{\rm ff}$  to feed all output ripples into the Feedback pin and make sure the large time constant assumption is satisfied. A typical choice for  $C_{\rm ff}$  is 1 nF to 22 nF if  $R_1$  and  $R_2$  are in the  $k\Omega$  range.
- Select R<sub>INJ</sub> according to the expected feedback voltage ripple using Equation 5-23:

#### **EQUATION 5-23:**

$$K_{DIV} = \frac{\Delta V_{FB(PP)}}{V_{IN}} \times \frac{f_{SW} \times \tau}{D \times (I-D)}$$

Then, the value of R<sub>INJ</sub> is obtained as:

#### **EQUATION 5-24:**

$$R_{INJ} = (R_I /\!/ R_2) \times \left(\frac{I}{K_{DIV}} - I\right)$$

 Select C<sub>INJ</sub> as 100 nF, which could be considered as short for a wide range of the frequencies.

#### 5.8 Thermal Measurements

Measuring the IC's case temperature is recommended to ensure it is within its operating limits. Although this may seem like a very elementary task, it is easy to get erroneous results. The most common mistake is to use the standard thermocouple that comes with a thermal meter. This thermocouple wire gauge is large, typically 22 gauge, and behaves like a heat sink, resulting in a lower case measurement.

There are two methods of temperature measurement: using a smaller thermocouple wire or an infrared thermometer. If a thermocouple wire is used, it must be of 36-gauge or higher (smaller wire size) to minimize the wire heat-sinking effect. In addition, the thermocouple tip must be covered in either thermal grease or thermal glue to make sure that the thermocouple junction makes good contact with the case of the IC.

Wherever possible, an infrared thermometer is recommended. An optional stand makes it easy to hold the beam on the IC for long periods of time.

# 6.0 PCB LAYOUT GUIDELINES

PCB layout is critical to achieve reliable, stable and efficient performance. A ground plane is required to control EMI and minimize the inductance in power, signal and return paths. The thickness of the copper planes is also important in terms of dissipating heat. The 2 oz. copper thickness is adequate from a thermal point of view and a thick copper plane helps in terms of noise immunity. Keep in mind, thinner planes can be easily penetrated by noise. The following guidelines should be followed to ensure proper operation of the MIC28515 converter.

### 6.1 IC

- The 2.2 µF ceramic capacitor, which is connected to the V<sub>DD</sub> pin, must be located right at the IC.
   The V<sub>DD</sub> pin is very noise-sensitive and the placement of the capacitor is very critical. Use wide traces to connect to the V<sub>DD</sub> pin.
- The Analog Ground pin (AGND) must be connected directly to the ground planes. The AGND and PGND connection should be done at a single point near the IC. Do not route the AGND pin to the PGND pad on the top layer.
- Use thick traces to route the input and output power lines.

# 6.2 Input Capacitor

- Place the input capacitor next to the power pins.
- Place the input capacitors on the same side of the board and as close to the IC as possible.
- Keep both the PV<sub>IN</sub> pin and PGND connections short
- Place several vias to the ground plane, close to the input capacitor ground terminal.
- Use either X7R or X5R dielectric input capacitors.
   Do not use Y5V or Z5U-type capacitors.
- If a tantalum input capacitor is placed in parallel with the input capacitor, it must be recommended for switching regulator applications and the operating voltage must be derated by 50%.
- In hot-plug applications, a tantalum or electrolytic bypass capacitor must be used to limit the overvoltage spike seen on the input supply when power is suddenly applied.

#### 6.3 Inductor

- Keep the inductor connection to the Switch Node (SW) short.
- Do not route any digital lines underneath or close to the inductor.
- Keep the Switch Node (SW) away from the Feedback (FB) pin.


# 6.4 Output Capacitor

- Use a wide trace to connect the output capacitor ground terminal to the input capacitor ground terminal.
- Phase margin will change as the output capacitor value and ESR changes. Contact the factory if the output capacitor is different from what is shown in the BOM.
- The feedback trace should be separate from the power trace and connected as close as possible to the output capacitor. Sensing a long high-current load trace can degrade the DC load regulation.

# 7.0 PACKAGING INFORMATION

# 7.1 Package Marking Information

32-Pin VQFN (6 x 6 mm)



Example




Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

e3 Pb-free JEDEC designator for Matte Tin (Sn)
This package is Pb-free. The Pb-free JEDEC designator (e3)
can be found on the outer packaging for this package.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

# 32-Lead Very Thin Plastic Quad Flat, No Lead Package (PHA) - 6x6 mm Body [VQFN] Wettable Flanks, Multiple Exposed Pads


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-1196C Sheet 1 of 2

# 32-Lead Very Thin Plastic Quad Flat, No Lead Package (PHA) - 6x6 mm Body [VQFN] Wettable Flanks, Multiple Exposed Pads

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# **SECTION A-A**

	MILLIMETERS						
Dimension	MIN	NOM	MAX				
Number of Terminals	N		32				
Pitch	е		0.65 BSC				
Overall Height	Α	0.80	0.85	0.90			
Standoff	A1	0.00	0.02	0.05			
Terminal Thickness	A3		0.203 REF				
Overall Length	D		6.00 BSC				
Overall Width	Е		6.00 BSC				
Exposed Pad Length	D2	4.70	4.80	4.90			
Exposed Pad Width	E2	2.215	2.315	2.415			
Exposed Pad Length	D3	1.985 2.085 2.18					
Exposed Pad Width	E3	2.545	2.645	2.745			
Exposed Pad Length	D4	2.240	2.340	2.440			
Exposed Pad Length	D5	0.595	0.695	0.795			
Exposed Pad Width	E5	1.895	1.995	2.095			
Terminal Width	b	0.25	0.30	0.35			
Terminal Length	L	0.30	0.40	0.50			
Terminal-to-Exposed Pad	K1	0.20	-	-			
Exposed Pad-to-Exposed Pad	K2	0.20 0.26 -					
Package Edge-to-Exposed Pad	K3	0.18					

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1196C Sheet 2 of 2

# 32-Lead Very Thin Plastic Quad Flat, No Lead Package (PHA) - 6x6 mm Body [VQFN] Wettable Flanks, Multiple Exposed Pads

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-3196 Rev C Sheet 1 of 2

# APPENDIX A: REVISION HISTORY

# **Revision E (June 2021)**

The following is the list of modifications:

- Updated Figure 2-26 and Figure 2-27.
- Updated Table 3-1.

# **Revision D (December 2020)**

The following is the list of modifications:

- · Updated the Package Type drawing.
- Updated the ESD Rating in the Absolute Maximum Ratings† section.
- Updated the EN operating voltage rating in the Operating Ratings‡ section.
- Removed the Thermal Pictures from the Typical Characteristic Curves section.
- Updated the description of the SW Pin in the Pin Function Table.
- Updated Media Type information and added note in the Product Identification System section.
- · Minor typographical edits.

### Revision C (June 2018)

The following is the list of modifications:

- Updated the Absolute Maximum Ratings† and Operating Ratings‡ sections.
- Updated Table 3-1.
- Added content to Section 4.7 "Auxiliary Bootstrap LDO (EXTVDD)".
- Added Figure 4-4 and Figure 4-5.

### Revision B (May 2017)

The following is the list of modifications:

- · Updated the Typical Application Circuit.
- Updated the Functional Block Diagram.
- Updated the Electrical Characteristics(1).

### Revision A (March 2017)

· Original Release of this Document.

NOTES:

# PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Examples: PART NO. a) MIC28515T-E/PHA: 75V, 5A Hyper Speed Control® Media Type Temperature Package Qualification Synchronous DC/DC Buck Regulator with External Mode Control, -40°C to +125°C Extended Temp. Range, 32-Lead VQFN package, 3300/Reel MIC28515: 75V/5A Hyper Speed Control® Synchronous Device: b) MIC28515T-E/PHAVAO: 75V, 5A Hyper Speed Control® DC/DC Buck Regulator with External Mode Control Synchronous DC/DC Buck Regulator, with External Mode Control, -40°C to +125°C Extended Temp. Range, Media Type: 3300/Reel 32-Lead VQFN package, 3300/Reel, Automotive AEC-Q104 Qualified Extended Temperature Range (-40°C to +125°C) Temperature: Ε Package: 32-Lead, 6 x 6 mm VQFN Tape and Reel identifier only appears in the catalog part Note 1: number description. This identifier is used for ordering purposes and is not printed on the device package. Check Qualification: (Blank) = Standard part with your Microchip Sales Office for package availability with VAO Automotive AEC-Q104 Qualified the Tape and Reel option.

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- · Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
  committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
  feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
  other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net. Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017-2021, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-8490-5



# **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

**China - Shenyang** Tel: 86-24-2334-2829

**China - Shenzhen** Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen

Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

# ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

**India - Pune** Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

**Germany - Heilbronn** Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

**Romania - Bucharest** Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820