

LVDS Crystal Oscillator Data Sheet




Description

Vectron's VC-806 Crystal Oscillator is a quartz stabilized, differential output oscillator, operating off a 2.5 volt supply in a hermetically sealed 3.2x5 ceramic package.

Applications Features • Ultra Low Jitter Performance, Fundamental or 3rd OT Crystal Design • 156.250 Output Frequency • <0.8 ps RMS jitter, 12kHz-20MHz Differential Output • Enable/Disable -40/100°C Operation • Hermetically Sealed 3.2x5 Ceramic Package • Product is compliant to RoHS directive and fully compatible with lead free assembly

Block Diagram



Downloaded from Arrow.com.

Performance Specifications

ParameterVoltage1Current (No Load)Nominal FrequencyStability2 (Ordering Option)Output Logic Levels3Output Logic Levels4Output SwingDifferential Output SwingDifferential Output ErrorOffset VoltageOutput Leakage CurrentOutput Leakage CurrentOutput Rise and Fall Time4Rise TimeFall TimeLoadDuty Cycle4Jitter (12 kHz - 20 MHz BW)5Period Jitter6	f _N	Min Supply 2.375 Frequency Outputs 0.9 247 494 1.125	Typ 2.5 156.250 1.43 1.10 330 660 1.25	Max 2.625 60 ±100 1.6 454 908 50	Units V mA MHz ppm V W mV mV				
Current (No Load) Nominal Frequency Stability ^{2,} (Ordering Option) Output Logic Levels ³ Output Logic High Output Logic Low Output Swing Differential Output Swing Differential Output Error Offset Voltage Offset Voltage Error Output Leakage Current Output Rise and Fall Time ⁴ Rise Time Fall Time Load Duty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵	I _{DD} f _N V _{OH}	2.375 Frequency Outputs 0.9 247 494	156.250 1.43 1.10 330 660	60 ±100 1.6 454 908	mA MHz ppm V mV				
Current (No Load) Nominal Frequency Stability ^{2,} (Ordering Option) Output Logic Levels ³ Output Logic High Output Logic Low Output Swing Differential Output Swing Differential Output Error Offset Voltage Offset Voltage Error Output Leakage Current Output Rise and Fall Time ⁴ Rise Time Fall Time Load Duty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵	I _{DD} f _N V _{OH}	Frequency Outputs 0.9 247 494	156.250 1.43 1.10 330 660	60 ±100 1.6 454 908	mA MHz ppm V mV				
Nominal Frequency Stability ^{2,} (Ordering Option) Output Logic Levels ³ Output Logic High Output Logic Cow Output Swing Differential Output Swing Differential Output Error Offset Voltage Output Leakage Current Output Rise and Fall Time ⁴ Rise Time Fall Time Load Duty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵	f _N	0.9 247 494	1.43 1.10 330 660	±100 1.6 454 908	MHz ppm V mV				
Stability ^{2,} (Ordering Option) Output Logic Levels ³ Output Logic High Output Logic Cow Output Logic Low Output Swing Differential Output Swing Differential Output Error Offset Voltage Output Leakage Current Output Rise and Fall Time ⁴ Rise Time Fall Time Load Duty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵	f _N	0.9 247 494	1.43 1.10 330 660	1.6 454 908	ppm V mV				
Stability ^{2,} (Ordering Option) Output Logic Levels ³ Output Logic High Output Logic Cow Output Swing Differential Output Swing Differential Output Error Offset Voltage Output Leakage Current Output Rise and Fall Time ⁴ Fall Time Load Duty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵	V _{OH}	0.9 247 494	1.43 1.10 330 660	1.6 454 908	ppm V mV				
Output Logic Levels ³ Output Logic High Output Logic Low Output Swing Differential Output Swing Differential Output Error Offset Voltage Output Leakage Current Output Rise and Fall Time ⁴ Fall Time Load Duty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵	V _{oh}	0.9 247 494	1.10 330 660	1.6 454 908	V mV				
Output Logic High Output Logic Low Output Swing Differential Output Swing Differential Output Error Offset Voltage Offset Voltage Error Output Rise and Fall Time ⁴ Rise Time Fall Time Load Duty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵	V _{oh}	0.9 247 494	1.10 330 660	454 908	mV				
Output Logic High Output Logic LowOutput SwingDifferential Output SwingDifferential Output ErrorOffset VoltageOffset Voltage ErrorOutput Leakage CurrentOutput Rise and Fall Time ⁴ Rise Time Fall TimeLoadDuty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵	V _{oh} V _{ol}	247 494	1.10 330 660	454 908	mV				
Output Logic LowOutput SwingDifferential Output SwingDifferential Output ErrorOffset VoltageOffset Voltage ErrorOutput Leakage CurrentOutput Rise and Fall Time ⁴ Rise Time Fall TimeLoadDuty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵	V _{OH} V _{OL}	247 494	1.10 330 660	454 908					
Output Swing Differential Output Swing Differential Output Error Offset Voltage Offset Voltage Error Output Leakage Current Output Rise and Fall Time ⁴ Rise Time Fall Time Load Duty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵	OL	247 494	330 660	908					
Differential Output Swing Differential Output Error Offset Voltage Offset Voltage Error Output Leakage Current Output Rise and Fall Time ⁴ Rise Time Fall Time Load Duty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵		494	660	908					
Differential Output Error Offset Voltage Offset Voltage Error Output Leakage Current Output Rise and Fall Time ⁴ Rise Time Fall Time Load Duty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵									
Offset Voltage Offset Voltage Error Output Leakage Current Output Rise and Fall Time ⁴ Rise Time Fall Time Load Duty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵ Image: Content of the cont		1.125	1 25		mV				
Offset Voltage Error Output Leakage Current Output Rise and Fall Time ⁴ Rise Time Fall Time Load Duty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵				1.375	V				
Output Leakage Current Output Rise and Fall Time ⁴ Rise Time Fall Time Load Duty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵		1		50	mV				
Output Rise and Fall Time ⁴ Rise Time Fall Time Load Duty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵				10	uA				
Rise Time Fall Time Load Duty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵									
Load Duty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵	t _R			600	ps				
Duty Cycle ⁴ Jitter (12 kHz - 20 MHz BW) ⁵	/t _F			600	ps				
Jitter (12 kHz - 20 MHz BW) ⁵	100 ohms differential								
		45	50	55	%				
Dariad littar	φJ		0.35	0.8	ps				
	φJ								
RMS P/P			2.9 25.1		ps ps				
Random Jitter	R		2.9		ps ps				
Deterministic Jitter	D,		<0.2		ps				
Enable/Disable									
Output Enabled ⁷	V _{IH}	0.7*V _{DD}			V				
Output Disabled	V			0.3*V _{DD}	V				
Enable/Disable Time	t _D			200	ns				
Enable/Disable Leakage Current				±200	uA				
Enable Pull-Up Resistor									
Output Enabled			33		KOhm				
Output Disabled	+		1	10	MOhm				
Start-Up Time	t _{su}	40		10 100	ms °C				
Operating Temp. (Ordering Option) Package Size	T _{op}	-40	°C mm						

1. The VC-806 power supply pin should be filtered, eg, a 0.1 and 0.01 uf capacitor.

2. Includes calibration tolerance, operating temperature, supply voltage variations, aging and IR reflow.

3. Figure 1 defines these parameters and Figure 2 defines the test circuit.

4. Duty Cycle is defines as the On/Time Period.


5. Measured using an Agilent E5052, 156.250MHz.

6. Measured using a Wavecrest SIA3300C, 90K samples.

7. Outputs will be Enabled if Enable/Disable is left open.

Downloaded from Arrow.com.

Test Diagrams




Package and Pinout

Table 2. Pinout								
Pin #	Symbol	Function						
1	E/D	Enable Disable						
2	NC	No Connection						
3	GND	Electrical and Lid Ground						
4	f _o	Output Frequency						
5	Cf _o	Complementary Output Frequency						
6	V _{DD}	Supply Voltage						

The Enable/Disable function is set at the factory on either pin 1 or pin 2 and is an ordering option.

1.3 max



VC-806

Λ

Frequency Date Code ł

3.2±0.2

4

Dimensions in mm




Figure 4 Pad Layout Dimensions in mm

LVDS Application Diagrams




Figure 5 Standard LVDS

Output Configuration




Figure 6 LVDS to LVDS Connection, Internal 100ohm Some LVDS structures have an internal 100 ohm resistor on the input and do not need additional components.




Figure 7 LVDS to LVDS Connection External 100ohm and AC blocking caps

Some input structures may not have an internal 100 ohm resistor on the input and will need an external 100ohm resistor for impedance matching. Also, the input may have an internal DC bias which may not be compatible with LVDS levels, AC blocking capacitors can be used.

One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-terminated, and if it one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching into account. Load matching and power supply noise are the main contributors to jitter related problems.

Table 3. Environmental Compliance						
Parameter	Condition					
Mechanical Shock	MIL-STD-883 Method 2002					
Mechanical Vibration	MIL-STD-883 Method 2007					
Temperature Cycle	MIL-STD-883 Method 1010					
Solderability	MIL-STD-883 Method 2003					
Fine and Gross Leak	MIL-STD-883 Method 1014					
Resistance to Solvents	MIL-STD-883 Method 2015					
Moisture Sensitivity Level	MSL1					
Contact Pads	Gold over Nickel					


Environmental and IR Compliance

IR Compliance

Suggested IR Profile

Devices are built using lead free epoxy and can be subjected to standard lead free IR reflow conditions shown in Table 4. Contact pads are gold over nickel and lower maximum temperatures can also be used, such as 220C.

Table 4. Reflow Profile					
Parameter	Symbol	Value			
PreHeat Time	t	200 sec Max			
Ramp Up	R _{UP}	3°C/sec Max			
Time above 217°C	tL	150 sec Max			
Time to Peak Temperature	t _{AMB-P}	480 sec Max			
Time at 260°C	t _p 20 sec Max				
Time at 240°C	t _{P2}	60 sec Max			
Ramp down	R _{dn}	6°C/sec Max			



Maximum Ratings, Tape & Reel

Absolute Maximum Ratings and Handling Precautions


Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional operation is not implied or any other excess of conditions represented in the operational sections of this data sheet. Exposure to absolute maximum ratings for extended periods may adversely affect device reliability.

Although ESD protection circuitry has been designed into the VC-806, proper precautions should be taken when handling and mounting, VI employs a Human Body Model and Charged Device Model for ESD susceptibility testing and design evaluation.


ESD thresholds are dependent on the circuit parameters used to define the model. Although no industry standard has been adopted for the CDM a standard resistance of 1.5kOhms and capacitance of 100pF is widely used and therefor can be used for comparison purposes.

Table 5. Maximum Ratings				
Parameter	Symbol	Rating	Unit	
Storage Temperature	T	-55/125	°C	
Supply Voltage	V _{DD}	-0.5 to 5.0	V	
Enable Disable Voltage	E/D	-0.5 to V _{DD} +0.5	V	
ESD, Human Body Model		1500	V	
ESD, Charged Device Model		1000	V	

Table 6. Tape and Reel Information												
Tape Dimensions (mm)				Reel Dimensions (mm)								
W	F	Do	Ро	P1	А	В	С	D	Ν	W1	W2	#/Reel
16	7.5	1.5	4	8	180	2	13	21	60	17	21	250



Ordering Information



For Additional Information, Please Contact

USA:

Vectron International 267 Lowell Road Hudson, NH 03051 Tel: 1.888.328.7661 Fax: 1.888.329.8328

Europe:

Vectron International Landstrasse, D-74924 Neckarbischofsheim, Germany Tel: +49 (0) 3328.4784.17 Fax: +49 (0) 3328.4784.30

Asia:

VI Shanghai 1589 Century Avenue, the 19th Floor Chamtime International Financial Center Shanghai, China Tel: 86.21.6081.2888 Fax: 86.21.6163.3598

Disclaimer

Vectron International reserves the right to make changes to the product(s) and or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.