

HEX D FLIP-FLOP

SY100S351

FEATURES

- Max. toggle frequency of 700MHz
- Clock to Q max. of 1200ps
- IEE min. of -98mA
- Industry standard 100K ECL levels
- Extended supply voltage option: VEE = -4.2V to -5.5V
- Voltage and temperature compensation for improved noise immunity
- Internal $75k\Omega$ input pull-down resistors
- 50% faster than Fairchild 300K
- Better than 20% lower power than Fairchild
- Function and pinout compatible with Fairchild F100K
- Available in 28-pin PLCC package


DESCRIPTION

The SY100S351 offers six D-type, edge-triggered, master/ slave flip-flops with differential outputs, and is designed for use in high-performance ECL systems. The flip-flops are controlled by the signal from the logical OR operation on a pair of common clock signals (CPa, CPb). Data enters the master when both CPa and CPb are LOW and transfers to the slave when either CPa or CPb (or both) go to a logic HIGH. The Master Reset (MR) input overrides all other inputs and takes the Q outputs to a logic LOW. The inputs on this device have 75k Ω pull-down resistors.

PIN NAMES


Pin	Function
D0 — D5	Data Inputs
CPa, CPb	Common Clock Inputs
MR	Asynchronous Master Reset Input
Q0 — Q5	Data Outputs
$\overline{\mathbb{Q}}_0 - \overline{\mathbb{Q}}_5$	Complementary Data Outputs
VEES	VEE Substrate
VCCA	Vcco for ECL Outputs

BLOCK DIAGRAM



Rev.: I Amendment: /0
Issue Date: June 2010

PACKAGE/ORDERING INFORMATION



28-Pin PLCC (J28-1)

Ordering Information

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY100S351JC	J28-1	Commercial	SY100S351JC	Sn-Pb
SY100S351JCTR ⁽¹⁾	J28-1	Commercial	SY100S351JC	Sn-Pb
SY100S351JZ ⁽²⁾	J28-1	Commercial	SY100S351JZ with Pb-Free bar-line indicator	Matte-Sn
SY100S351JZTR ^(1, 2)	J28-1	Commercial	SY100S351JZ with Pb-Free bar-line indicator	Matte-Sn
SY100S351JY ⁽¹⁾	J28-1	Industrial	SY100S351JY with Pb-Free bar-line indicator	Matte-Sn
SY100S351JYTR ^(1,2)	J28-1	Industrial	SY100S351JY with Pb-Free bar-line indicator	Matte-Sn

Notes:

- 1. Tape and Reel.
- 2. Pb-Free package is recommended for new designs.

TRUTH TABLES

Asynchronous Operation ⁽¹⁾								
	Inputs Outpu							
Dn	CPa	CPb	MR	Qn (t+1)				
Х	Х	Х	Н	L				

NOTE:

- 1. H = High Voltage Level
 - L = Low Voltage Level
 - X = Don't Care
 - t = Time before CP Positive Transition
 - t+1 = Time after CP Positive Transition
 - u = LOW-to-HIGH Transition

Synchronous Operation(1)									
	Outputs								
Dn	CPa	Qn (t+1)							
L	u	L	L	L					
Н	u	L	L	Н					
L	L	u	L	L					
Н	L	u	L	Н					
Х	Н	u	L	Qn(t)					
Х	u	Ι	L	Qn(t)					
Х	L	L	L	Qn(t)					

DC ELECTRICAL CHARACTERISTICS

VEE = -4.2V to -5.5V unless otherwise specified; VCC = VCCA = GND


Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
IIН	Input HIGH Current				μA	VIN = VIH (Max.)
	MR	l —	_	270		
	D0 – D5	l —	_	200		
	CPa, CPb	–	_	300		
IEE	Power Supply Current	-98	–71	– 49	mA	Inputs Open

AC ELECTRICAL CHARACTERISTICS

VEE = -4.2V to -5.5V unless otherwise specified; VCC = VCCA = GND

		TA = -40°C		TA = 0°C		TA = +25°C		TA = +85°C			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Condition
fmax	Toggle Frequency	700	_	700	_	700	_	700	_	MHz	
tPLH tPHL	Propagation Delay CPa, CPb to Output	_	1200	_	1200	_	1200	_	1200	ps	
tPLH tPHL	Propagation Delay MR to Output	_	1200	_	1200	_	1200	_	1200	ps	
ttlh tthl	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	300	900	ps	
ts	Set-up Time D0–D5 MR (Release Time)	500 1000	_	500 1000	_	500 1000	_	500 1000	_	ps	
tH	Hold Time, D0-D5	550	_	550	_	550	_	550	_	ps	
tpw (H)	Pulse Width HIGH CPa, CPb, MR	1000	_	1000	_	1000	_	1000	_	ps	


TIMING DIAGRAMS



Propagation Delay (Clock) and Transition Times


NOTE:

VEE = -4.2V to -5.5V unless otherwise specified; VCC = VCCA = GND



Propagation Delay (Resets)

TIMING DIAGRAMS




Data Set-up and Hold Time

Notes:


- 1. VEE = -4.2V to -5.5V unless otherwise specified; VCC = VCCA = GND
- 2. ts is the minimum time before the transition of the clock that information must be present at the data input.
- 3. tH is the minimum time after the transition of the clock that information must remain unchanged at the data input.

SY100S351 Micrel, Inc.


28-PIN PLCC (J28-1)




TOP VIEW



BOTTOM VIEW



SIDE VIEW



Rev. A

NOTES:

- DIMENSIONS ARE IN INCHES [NM]. CONTROLLING DIMENSION: INCHES.
- CONTROLLING DIMENSION: INCHES.

 DIMENSION DOES NOT INCLUDE MOLD FLASH
 OR PROTRUSIONS, EITHER OF WHICH SHALL NOT
 EXCEED 0.00B (0.203).

 LEAD DIMENSION DOES NOT INCLUDE DAMBAR
 PROTRUSION.
 MAXIMUM AND MINIMUM SPECIFICATIONS ARE
 INDICATED AS FOLLOWS: MAX/MIN

- FACKAGE TOP DIMENSION MAY BE SLIGHTLY SMALLER THAN BOTTOM DIMENSION.

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated