


**RADIATION HARDENED
ISOLATED DC/DC CONVERTERS****SA50-120- Triple Series****50 Watts Total Power****5V_{DC} & ±15V_{DC}, 5V_{DC} & ±12V_{DC},****3.3V_{DC} & ±14V_{DC},****DESCRIPTION**

The SA series of DC-DC converters are designed for the rigors of space, characterized for Total Ionizing Dose and Single Event Effects. Operating at a fixed frequency of 220 kHz, the SA family of parts can be externally synced with other frequency sources. The SA50 contains an internal EMI filter making it compliant to Mil Std 461 emissions and susceptibility.

Microsemi Power Management Group (PMG) has achieved decades of flawless execution in harsh space environments. PMG's heritage, producing complex custom (radiation hardened) switching power designs and systems is now complemented with the introduction of the "SA Series" Standard Radiation Hardened DC/DC converter modules. The same rigorous design methodology employed for custom designs has been applied to the SA Family of standard products. These space grade inverters are ideal choices for decades to come. Export license may be required for foreign shipments.

**FEATURES**

- +120 V_{DC} Satellite Input Interface
- 100kRad (Si) TID; Single Event Effect rated
- Surface Mount Construction (non-hybrid)
- 50W total power, high efficiencies 86%+
- Patented Magnetic Feedback
- Isolated Synchronization Input
- Primary referenced ON - OFF command
- Over-current Protection
- Input Under-voltage lockout
- MIL-STD-1547B design de-rating criteria
- 100% Space level Environmental Screening
- Standard Mounting 2.05" x 3.05" x 0.475"
- Single, Dual & Triple Output Options
- SEE > 80 MeV•cm² /mg Version Available
- EMI Compliance to MIL-STD-461

ELECTRICAL PARAMETERS

Absolute Maximum Ratings		Recommended Operating Conditions	
VIN range	-0.5Vdc to +158Vdc	VIN range	+86Vdc to +158Vdc
Output power	50 Watts	VIN range ^a	+86Vdc to +120Vdc
Lead temperature	+300°C for 10 Sec.	VIN range ^b	+86Vdc to +100Vdc
Operating temperature	-55°C to +125°C	VIN range ^d	+86Vdc to +135Vdc
Storage temperature	-55°C to +125°C	Output power	2 watts to Max. Rated
Shock	1500 gpk, 0.5 msec, ½ sine	Operating temperature ^c	-55°C to +125°C
Constant Acceleration	50 g	Operating temperature ^{a,b}	-55°C to +70°C
Random Vibration	24.06 grms , 50-2000 Hz		

- a Meets derating per MIL-STD-975M
- b Meets derating per MIL-STD-1547B
- c For operation at +125°C see table Note 15
- d Single Event Effect compliant

ELECTRICAL PARAMETERS — SA50-120-5-15T

Parameter	Group A Subgroup 1 25°C 2 -55°C 3 85°C	Conditions -55°C ≤ T _{CASE} ≤ +85°C V _{IN} = 120V DC ± 5%, C _L = 0 unless otherwise specified	Limits			Unit	
			Min	Nom	Max		
Input Voltage	1,2,3	Note 2	86	120	158	V	
Output Voltage (V_{OUT})							
(main)	1	IOUT = 100% rated load, Note 5	5.08	5.10	5.12	V	
(aux.)			14.46	14.75	15.05		
(main)	2,3	IOUT = 100% rated load, Note 5	5.05	5.10	5.15	V	
(aux.)			14.25	14.75	15.25		
Output Power (P_{OUT})	1,2,3	VIN = 86, 120, 158 Volts, Notes 2,4	5		50	W	
Output current (I_{OUT})							
(main)	1,2,3	VIN = 86, 120, 158 Volts, Notes 2,3,4,5	400		4000	mA	
(aux.)			100		1000		
Line regulation (VR_{LINE})							
(main)	1,2,3	VIN = 86, 120, 158 Volts IOUT = 10%, 50%, 100% rated, Notes 5, 14	-10		10	mV	
(aux.)			-150		150		
Load regulation (VR_{LOAD})							
(main)	1,2,3	VIN = 86, 120, 158 Volts IOUT = 10%, 50%, 100% rated, Note 5, 13	-50		50	mV	
(aux.)			-500		500		
Cross regulation (VR_{CROSS})							
(aux.)	1,2,3	VIN = 86, 120, 158 Volts IOUT = 2.5A to 1A and 2.5A to 4A on main and ±half rated on aux. outputs	-3.00		3.00	%	
Input current (I_{IN})							
	1,2,3	IOUT = 0, Pin 3 open		7	10	mA	
		Pin 3 shorted to pin 2		3.0	5.0		
Output ripple (V_{RIP})							
(main)	1,2,3	VIN = 86, 120, 158 Volts IOUT = 100% rated load, Notes 5, 6		25	50	mV p-p	
(aux.)				37.5	75		
Switching frequency (F_S)	1,2,3	Sync. Input (Pin 4) open	200	220	240	kHz	
Efficiency (EFF)	1,2,3	IOUT = 100% rated load, Note 5	[80] 84	[82] 86		%	
Inhibit Input							
ON voltage (or Open Collector)		Note 1	4.5			V	
OFF drive current (sink)			1000				μA
OFF voltage					2		V

ELECTRICAL PARAMETERS — SA50-120-5-15T

Parameter	Group A Subgroup 1 25°C 2 -55°C 3 85°C	Conditions -55°C ≤ T _{CASE} ≤ +85°C V _{IN} = 120V DC ± 5%, C _L = 0 unless otherwise specified	Limits			Unit
			Min	Nom	Max	
Synchronization Input						
frequency range		Ext. Clock on Sync. Input (Pin 4) Note 1	500		600	kHz
pulse high level			4.0		10.0	V
pulse low level			-0.5		0.5	V
pulse transition rate			200			V/μs
pulse duty cycle			10		80	%
Current Limit Point Expressed as a % of full rated output current	1,2,3	VOUT = 90% of Nominal, Note 5	105		135	%
Power dissipation, load fault (P_D)	1,2,3	Short Circuit, Overload, Note 8			18	W
Output response to step load changes (V_{TLD})	4,5,6	Half Load to/from Full Load, Notes 5,9	-300		300	mV pk
Recovery time, step load changes (T_{TLD})	4,5,6	Half Load to/from Full Load, Note 5,9,10		50	200	μSec
Output response to step line changes (V_{TLN})		86V to/from 158V IOUT = 100% rated load, Notes 1, 5,11	-300		300	mV pk
Recovery time, step line changes (T_{TLN})		86V to/from 158V IOUT = 100% rated load, Notes 1, 5,11		50	200	μs
Turn-on Response						
Overshoot (V _{OS}) (main)	4,5,6	No Load, Full Load Notes 5,12			500	mV
Overshoot (V _{OS}) (aux.)					750	mV
Turn-on Delay (T _{DLY})			1.0		5.0	mSec
Capacitive Load (C_L)						
(main)		IOUT = 100% rated load, No effect on DC performance, Notes 1, 5, 7			1000	μF
(Each aux. output)					200	μF
Line Rejection		DC to 50KHz, Notes 1, 5 IOUT = 100% rated load	40	60		dB
Isolation	1	Input (Pins 1,2,3) to Outputs Any Pin to Case (except pin 6) Sync and Sync Rtn to any pin and case Main to Aux outputs Test @ 200VDC	100			MΩ
Device Weight					110	g
MTBF		MIL-HDBK-217F2, SF, 35°C		8.22E+06		Hrs

ELECTRICAL PARAMETERS — SA50-120-5-12T

Parameter	Group A Subgroup 1 25°C 2 -55°C 3 85°C	Conditions -55°C ≤ T _{CASE} ≤ +85°C V _{IN} = 120V DC ± 5%, C _L = 0 unless otherwise specified	Limits			Unit	
			Min	Nom	Max		
Input Voltage	1,2,3	Note 2	86	120	158	V	
Output Voltage (V_{OUT})							
(main)	1	I _{OUT} = 100% rated load, Note 5	5.08	5.10	5.12	V	
(aux.)			11.76	12.00	12.24		
(main)	2,3	I _{OUT} = 100% rated load, Note 5	5.05	5.10	5.15	V	
(aux.)			11.59	12.00	12.41		
Output Power (P_{OUT})	1,2,3	V _{IN} = 86, 120, 158 Volts, Notes 2,4	5		50	W	
Output current (I_{OUT})							
(main)	1,2,3	V _{IN} = 86, 120, 158 Volts, Notes 2,3,4,5	400		4000	mA	
(aux.)			125		1250		
Line regulation (VR_{LINE})							
(main)	1,2,3	V _{IN} = 86, 120, 158 Volts	-10		10	mV	
(aux.)		I _{OUT} = 10%, 50%, 100% rated, Notes 5, 14	-120		120		
Load regulation (VR_{LOAD})							
(main)	1,2,3	V _{IN} = 86, 120, 158 Volts	-50		50	mV	
(aux.)		I _{OUT} = 10%, 50%, 100% rated, Note 5, 13	-400		400		
Cross regulation (VR_{CROSS})							
(aux.)	1,2,3	V _{IN} = 86, 120, 158 Volts I _{OUT} = 2.5A to 1A and 2.5A to 4A on main and ½ rated on aux. outputs	-3.00		3.00	%	
Input current (I_{IN})							
	1,2,3	I _{OUT} = 0, Pin 3 open		7	10	mA	
		Pin 3 shorted to pin 2		3.0	5.0		
Output ripple (VR_{IP})							
(main)	1,2,3	V _{IN} = 86, 120, 158 Volts		25	50	mV p-p	
(aux.)		I _{OUT} = 100% rated load, Notes 5, 6		37.5	75		
Switching frequency (F_s)	1,2,3	Sync. Input (Pin 4) open	200	220	240	kHz	
Efficiency (EFF)	1,2,3	I _{OUT} = 100% rated load, Note 5	[80] 83	[82] 85		%	
Inhibit Input							
ON voltage (or Open Collector)		Note 1	4.5			V	
OFF drive current (sink)			1000				µA
OFF voltage					2		V

ELECTRICAL PARAMETERS — SA50-120-5-12T

Parameter	Group A Subgroup 1 25°C 2 -55°C 3 85°C	Conditions -55°C ≤ T _{CASE} ≤ +85°C V _{IN} = 120V DC ± 5%, C _L = 0 unless otherwise specified	Limits			Unit
			Min	Nom	Max	
Synchronization Input						
frequency range		Ext. Clock on Sync. Input (Pin 4) Note 1	500		600	kHz
pulse high level			4.0		10.0	V
pulse low level			-0.5		0.5	V
pulse transition rate			200			V/μs
pulse duty cycle			10		80	%
Current Limit Point Expressed as a % of full rated output current	1,2,3	V _{OUT} = 90% of Nominal, Note 5	105		135	%
Power dissipation, load fault (P_D)	1,2,3	Short Circuit, Overload, Note 8			18	W
Output response to step load changes (V_{TLD})	4,5,6	Half Load to/from Full Load, Notes 5,9	-300		300	mV pk
Recovery time, step load changes (T_{TLD})	4,5,6	Half Load to/from Full Load, Note 5,9,10		50	200	μSec
Output response to step line changes (V_{TLN})		86V to/from 158V I _{OUT} = 100% rated load, Notes 1, 5,11	-300		300	mV pk
Recovery time, step line changes (T_{TLN})		86V to/from 158V I _{OUT} = 100% rated load, Notes 1, 5,11		50	200	μs
Turn-on Response						
Overshoot (V _{OS}) (main)	4,5,6	No Load, Full Load Notes 5,12			500	mV
Overshoot (V _{OS}) (aux.)					750	mV
Turn-on Delay (T _{DLY})			1.0		5.0	mSec
Capacitive Load (C_L)						
(main)		I _{OUT} = 100% rated load, No effect on DC performance, Notes 1, 5, 7			1000	μF
(Each aux. output)					250	μF
Line Rejection		DC to 50KHz, Notes 1, 5 I _{OUT} = 100% rated load	40	60		dB
Isolation	1	Input (Pins 1,2,3) to Outputs Any Pin to Case (except pin 6) Sync and Sync Rtn to any pin and case Main to Aux outputs Test @ 200VDC	100			MΩ
Device Weight					110	g
MTBF		MIL-HDBK-217F2, SF, 35°C		8.22E+06		Hrs

ELECTRICAL PARAMETERS — SA50-120-3R3-14T

Parameter	Group A Subgroup 1 25°C 2 -55°C 3 85°C	Conditions -55°C ≤ TCASE ≤ +85°C VIN = 120V DC ± 5%, CL = 0 unless otherwise specified	Limits			Unit	
			Min	Nom	Max		
Input Voltage	1,2,3	Note 2	86	120	158	V	
Output Voltage (VOUT)							
(main)	1	IOUT = 100% rated load, Note 5	3.29	3.30	3.31	V	
(aux.)			12.84	13.10	13.36		
(main)	2,3	IOUT = 100% rated load, Note 5	3.27	3.30	3.33	V	
(aux.)			12.65	13.10	13.55		
Output Power (POUT)	1,2,3	VIN = 86, 120, 158 Volts, Notes 2,4	5		60	W	
Output current (IOUT)							
(main)	1,2,3	VIN = 86, 120, 158 Volts, Notes 2,3,4,5	100	250	400	mA	
(aux.)			200	1000	2000		
Line regulation (VRLINE)							
(main)	1,2,3	VIN = 86, 120, 158 Volts IOUT = 10%, 50%, 100% rated, Notes 5, 14	-10		10	mV	
(aux.)			-150	150			
Load regulation (VRLOAD)							
(main)	1,2,3	VIN = 86, 120, 158 Volts IOUT = 10%, 50%, 100% rated, Note 5, 13	-50		50	mV	
(aux.)			-1000	1000			
Cross regulation (VRCROSS)							
(aux.)	1,2,3	VIN = 86, 120, 158 Volts IOUT = 2.5A to 1A and 2.5A to 4A on main and ±half rated on aux. outputs	-3.00		3.00	%	
Input current (IIN)							
	1,2,3	IOUT = 0, Pin 3 open Pin 3 shorted to pin 2		7	10	mA	
			3.0	10.0			
Output ripple (VRIP)							
(main)	1,2,3	VIN = 86, 120, 158 Volts IOUT = 100% rated load, Notes 5, 6		25	50	mV p-p	
(aux.)			37.5	75			
Switching frequency (FS)	1,2,3	Sync. Input (Pin 4) open	200	220	240	kHz	
Efficiency (EFF)	1,2,3	IOUT = 100% rated load, Note 5	80	84		%	
Inhibit Input							
ON voltage (or Open Collector)		Note 1	4.5			V	
OFF drive current (sink)			1000				μA
OFF voltage					2		V

ELECTRICAL PARAMETERS — SA50-120-3R3-14T

Parameter	Group A Subgroup 1 25°C 2 -55°C 3 85°C	Conditions -55°C ≤ TCASE ≤ +85°C VIN = 120V DC ± 5%, CL = 0 unless otherwise specified	Limits			Unit	
			Min	Nom	Max		
Synchronization Input							
frequency range		Ext. Clock on Sync. Input (Pin 4) Note 1	500		600	kHz	
pulse high level			4.0		10.0	V	
pulse low level			-0.5		0.5	V	
pulse transition rate			200			V/μs	
pulse duty cycle			10		80	%	
Current Limit Point Expressed as a % of full rated output current	1,2,3	VOUT = 90% of Nominal, Note 5	105		135	%	
Power dissipation, load fault (PD)	1,2,3	Short Circuit, Overload, Note 8			25	W	
Output response to step load changes (VTLD)	4,5,6	Half Load to/from Full Load, Notes 5,9	-300		300	mV pk	
Recovery time, step load changes (TTLD)	4,5,6	Half Load to/from Full Load, Note 5,9,10		50	200	μSec	
Output response to step line changes (VTLN)		86V to/from 158V IOUT = 100% rated load, Notes 1, 5,11	-300		300	mV pk	
Recovery time, step line changes (TTLN)		86V to/from 158V IOUT = 100% rated load, Notes 1, 5,11		50	200	μs	
Turn-on Response							
Overshoot (VOS) (main)	4,5,6	No Load, Full Load Notes 5,12			500	mV	
Overshoot (VOS) (aux.)					750	mV	
Turn-on Delay (TDLY)			1.0		5.0	mSec	
Capacitive Load (CL)							
(main)		IOUT = 100% rated load, No effect on DC performance, Notes 1, 5, 7			1000	μF	
(Each aux. output)					200	μF	
(main)			Note 16			3000	μF
(Each aux. output)						200	μF
Line Rejection		DC to 50KHz, Notes 1, 5 IOUT = 100% rated load	40	60		dB	
Isolation	1	Input (Pins 1,2,3) to Outputs Any Pin to Case (except pin 6) Sync and Sync Rtn to any pin and case Main to Aux outputs Test @ 200VDC	100			MΩ	
Device Weight					110	g	
MTBF		MIL-HDBK-217F2, SF, 35°C		8.22E+06		Hrs	


ELECTRICAL PARAMETERS — SA50-120-all versions

Radiation Tests				
Test	Conditions	Min	Typ	Unit
Total Ionizing Dose (Gamma)	MIL-STD-883, Method 1019	100		kRad (Si)
	Operating bias applied during exposure,	{60}	300	
Dose Rate (Gamma Dot) Temporary Saturation Survival	MIL-STD-883, Method 1023			Rad (Si) /sec
	Operating bias applied during exposure,	1E8		
	Full Rated Load, VIN = 70V	4E10	1E11	
Neutron Fluence	MIL-STD-883, Method 1017	8E12	1E13	Neutrons
Single Event Effects SEU, SEL, SEGR, SEB	Heavy ions (LET)	35	39.7	MeV•cm2 /mg
	Operating bias applied during exposure,	{35}	{39.7}	
	Full Rated Load, VIN = 70V, Note 5	[82]	[86]	


Notes: Electrical Performance Characteristics

- Parameter guaranteed by design.
- Parameter verified during line and load regulation tests. Regulation is specified for 10% to 100% loading on all outputs.
- Auxiliary output regulation is not maintained if main output load is less than 10%.
- Auxiliary outputs require at least 10% loading for specified regulation. Voltage may increase at lighter loads and is ultimately limited by overvoltage zener diodes.
- Unless otherwise specified, "Rated" load is 20W on the main (+5 volt) output and 15 watts each on the auxiliary (± 15 volt) outputs. Load currents of up to 5A and $\pm 1.5A$ on the main and auxiliary outputs respectively are acceptable as long as the total output power does not exceed 50 watts. Values in { } brackets reflect "-L" option TID Light version performance. Values in [] brackets reflect "-H" option SEE hardened version performance. The "-H" option incorporates alternative FET technologies providing a >82 MeV•cm² /mg (Gold Ion) SEE capability to the design.
- Guaranteed for a D.C. to 20MHz bandwidth. Tested using a 20kHz to 10MHz bandwidth.
- Capacitive load may be any value from 0 to the maximum limit without compromising dc performance. A capacitive load in excess of the maximum limit may interfere with the proper operation of the converter's overload protection, causing erratic behavior during turn-on.
- Overload power dissipation is defined as the device power dissipation with the load set such that VOUT = 90% of nominal.
- Load step transition time ? 10 μ s.
- Recovery time is measured from the initiation of the transient to where VOUT has returned to within $\pm 1\%$ of its steady state value.
- Line step transition time ? 100 μ s.
- Turn-on delay time from either a step application of input power or a logic low to a logic high transition on the inhibit pin (pin 3) to the point where VOUT = 90% of nominal.
- Load Regulation relative to output voltage at 50% rated load.
- Line Regulation relative to output voltage at 120Vdc input.
- For operation at temperatures between +85°C and +125°C, derate power linearly from 50 watts to zero. Parameter limits are not guaranteed.


BLOCK DIAGRAM— SA50-120-5-15T



BLOCK DIAGRAM— SA50-120-5-12T



BLOCK DIAGRAM— SA50-120-3R3-14T



THEORY OF OPERATION

Input voltage is applied to the input EMI filter. This filter consists of differential and common mode components that attenuate the internal converter switching noise. The internal EMI filter attenuates conducted emissions to ensure compliance to MIL-STD-461 levels.

Internal controller bias is supplied during power up and in over-current scenarios via Darlington startup transistors off the input line. The controller power supply ramps up to the turn on point where it starts to supply drive to the main power converter MOSFET Q1. Under normal load conditions the output voltage will come up and a “Bootstrap” voltage is fed back to stabilize the Bias supply eliminating power loss in the start-up transistors.


Main power conversion occurs in the forward converter Q1 and associated Transformer. The secondary windings develop the required output voltages in parallel. A coupled inductor promotes good output cross regulation. Elimination of secondary side post regulators promotes high efficiency performance.

Output voltages are regulated on the main output secondary side. A TL1431 reference develops a current mode error signal which is chopped by the main forward transformer voltage and the summed with the primary side converter current in a patented magnetic feedback approach. The combined “V + I” error signal is applied to the primary controller’s ramp control input to complete the regulation loop.


The primary ON OFF command disables internal switch-mode action when pulled low.

The SYNC input is fully transformer isolated to allow operation from primary or secondary referenced sync drives.


TYPICAL CONFIGURATION DIAGRAM



PIN No.	FUNCTION	PIN No.	FUNCTION
1	+120V IN	7	12V B RTN
2	120V RTN	8	+12V B
3	ON/OFF	9	12V A RTN
4	SYNC	10	+12V A
5	SYNC RTN	11	+5V
6	CHASSIS	12	5V RTN



TYPICAL CONFIGURATION DIAGRAM



Pin #	Designation	Pin #	Designation
1	+120V IN	7	15V B RTN
2	+120V RTN	8	+15V B
3	ON/OFF	9	15V A RTN
4	SYNC	10	+15V A
5	SYNC RTN	11	+5V
6	CHASSIS	12	5V RTN

Short Circuit / Over Current Limit

The output current is limited by the built in current limit circuit, to protect the Power Supply and the load from overstress. The weighted sum of main and auxiliary output currents is controlled. The maximum current of any one of the outputs can be calculated using the following relationship:

$$5.5 \times I_{15A} + 5.5 \times I_{15B} + 2 \times I_5 = 27 \text{ amps}$$

Where,

I_{15A} is the 15V A output current in amperes

I_{15B} is the 15V B output current in amperes

I_5 is the 5V output current in amperes


For example, if all outputs are fully loaded and the 5V output load impedance is further reduced to the current limit threshold, the resulting maximum 5V output load current is:

$$(27 \text{ amp} - 5.5 \times 1 \text{ amp} - 5.5 \times 1 \text{ amp}) \times 1/2 = 8 \text{ amps}$$

The converter continues to regulate its output voltage under this loading condition. If the load impedances of any of the outputs are further decreased, the converter turns off and attempts to restart after a delay.

Sync Input:

The Power Supply's internal clock may be synchronized to an external signal. For enhanced system configuration flexibility and noise immunity, the sync input circuit is magnetically isolated from all other circuits and chassis. The interface is shown below. The circuit operates from the rising (leading) edge of the sync waveform, that generates a short synchronization pulse to the PWM controller. Note that the sync circuit DC input resistance is 500 Ohms. Specifically, the circuit driving the sync input needs to deliver a minimum of 5 mA of current into the input for a minimum of 50 ns, resulting in a minimum reflected voltage of 4 volts. Higher voltage drives are acceptable up to 10 volts, delivering approximately proportional higher current levels. Maintenance of high level voltage drive beyond 50 ns is not essential for correct synchronization function.



APPLICATION DATA

Under Voltage Operation


The Input Under-voltage protection feature prevents operation at an undesirably low input voltage.

The outputs are guaranteed to turn on at the specified minimum input voltage and guaranteed to be disabled below 70% of the specified minimum input voltage.

Inhibit Function


An external inhibit port is provided to control converter operation. The inhibit circuit is referenced to the DC Input return. The interface is as shown below.

The inhibit signal may be an open-collector or TTL type. Interface must sink 5 mA minimum to inhibit the output.




Inhibit Pin	Power Supply Output
Open	ON
> 4.5 volt	ON
Short	OFF
< 3.0 volt	OFF


Efficiency 25°C






Efficiency -55°C



Efficiency 90°C








EMI - Differential Mode Conducted Emissions (CE102)

CE Common Mode

Min Margin: 2.2 dB at 9.33 MHz

Date	PROJECT	Serial Number	Tested By
12/13/11	SA50-120T	SN005	DL




MIL-STD-461D EMI Characterization

CE Positive Line

Min Margin: 2.1 dB at 7.17 MHz


Date	PROJECT	Serial Number	Tested By
12/13/11	SA50-120T	SN005	DL



CE Negative Line

Min Margin: 3.8 dB at 38.97 MHz

Date	PROJECT	Serial Number	Tested By
12/13/11	SA50-120T	SN005	DL



QUALIFICATION TESTS

QUALIFICATION TESTS			
Test 1	Test Method/Condition	Custom Qualification Method	Reference
External Visual	Yes per O&M – dimensions and mass or std 883 2009	Inspection	Test Report
Electrical	Read & Record (-55 °C, +25 °C, +85 °C)	Test	Test Report
Shock, Non-Operating	MIL-STD-202, Method 213B, Test Condition F, 1500 gpk, 0.5 msec ½ sine pulse. Three pulses in each direction of each axis, 18 pulses total.	Similarity	QTR996 Appendix B
Vibration, Operating	MIL-STD-202, Method 214A, Cond. II-F, 24.06 grms random vibration, 50-2000 Hz, 3 minutes/axis, 9 min total. Outputs monitored.	Similarity	QTR996 Appendix C
Thermal Vacuum	MIL-STD-883, Meth 1001, Cond G, 3 cycles w ith base plate temperature of -55 °C to +85 °C. Outputs monitored during TVAC cycles, record at temperatures noted under Electrical.	Similarity	QTR996 Appendix D
Temperature Cycling	100 cycles from base plate temperature, MIL-STD-883, Method 1010.8, Cond A, -55 °C to +90 °C, 10-15 C°/min, 10 min dw ell at temperature limits. Outputs monitored during thermal cycles.	Similarity	QTR996 Appendix D
EML - Unit to be characterized to these requirements (Not pass/fail)	CE101, CE102, CE106, CS101, CS103, CS104, CS105, CS109, CS116, RE101, RE102, RE103, RS103, Radiated Susceptibility Magnetic Field 10 nT Magnetic Moment 300 A-m2. MIL-STD-461 setup per MIL-STD-462	Test	CE101, CE102, CE106, CS101, CS103, CS104, CS105, CS109, CS116, RE101, RE102, RE103, RS103
External	No Damage	Similarity	QTR996
Visual Inspection		Similarity	QTR996
Electrical	Read & Record at +25 °C	Similarity	QTR996
Steady State Life test	1000 Hours@ Tc= +105 °C	Similarity	QTR996
End Point Electricals	Read & Record (-55 °C, +25 °C, +85 °C)	Similarity	QTR996

1. Electrical test at +25°C shall be performed unless otherw ise specified after each Environmental test (Shock, Vibration, Temperature cycle, EMI and Life)

RADIATION

Total Dose	100 krad, MIL-STD-883, Method 1019 Operating bias applied during exposure, Full Rated Load, VIN = 120 V	Similarity	RPT603
SEE (Analysis)	82 MeV•cm ² /mg , Heavy ions (LET) Operating bias applied during exposure, Full Rated Load, VIN = 120 V	Similarity	RPT603
ELDRS (Analysis)	40 krad, MIL-STD-883, Method 1019, Condition DD of MIL-STD-883 Method 1019.	Similarity	RPT603
Neutron Fluence (Analysis)	8E12 Min to 1E13 Typ. MIL-STD-883, Method 1017	Similarity	RPT603
Dose Rate (Gamma Dot) (Analysis) Temporary Saturation	MIL-STD-883, Method 1023 Operating bias applied during exposure, Full Rated Load, VIN = 120V	Similarity	RPT603

Analyses & Reports

- 1: Structural Analysis**
- 2: Stress Analysis**
- 3: Thermal Analysis**
- 4: Radiation Analysis**
- 5: Worse Case Analysis**
- 6: Reliability Analysis**
- 7: FEMA**
- 8: First Article Qualification Test Report**
- 9: EMI Test Report**

ATP Testing - Extended Screening

Requirement	Test Method /Condition
External Visual	O&M –dimensions and mass
Initial Electrical	Full performance at +25°C
Vibration	Workmanship operating vibration (outputs monitored) MIL-STD-202, Method 214 6 grms (50 Hz-2 kHz) 1 minute perpendicular to the board
Post Vibration Electrical	Full performance at +25°C
Temperature Cycle	MIL-STD-883, Method 1010, Cond. A, 10 cycles, +85°C to -55°C, operating. Outputs monitored during Thermal cycles
Burn-in	160 Hrs @ 105°C, 50% of rated load (outputs monitored)
Final Electrical	Full performance at -55°C +25°C +85°C (deliverable data)
External Visual	No Damage

ATP Testing - Standard Screening


Requirement	Test Method /Condition
External Visual	O&M –dimensions and mass
Initial Electrical	Full performance at +25°C
Vibration	Workmanship non-operating vibration MIL-STD-202, Method 214, 6 grms (50 Hz-2 kHz) 1 minute perpendicular to the board
Post Vibration Electrical	Full performance at +25°C
Temperature Cycle	MIL-STD-883, Method 1010, Cond. A, 1 cycle, +85°C to -55°C, operating. Outputs monitored during Thermal cycles
Burn-in	40 Hrs @ 105°C, 50% of rated load (outputs monitored)
Final Electrical	Full performance at +25°C (deliverable data)
External Visual	No Damage

ATP Testing - Standard Screening Prototypes

Requirement	Test Method /Condition
External Visual	O&M –dimensions and mass
Electrical	Full performance at +85°C, +25°C, -55°C for initial first article of
	Full Performance at +25°C for previously qualified variation of the SA50.
Vibration	None
Temperature Cycle	None
Burn-in	None
External Visual	No Damage

Extended Screening: Microsemi PMG can perform additional tests as defined by customer requirements. Please contact the PMG sales contact shown on the last page of this datasheet for a quote on your specif-

MECHANICAL DIAGRAM & PINOUT— “A” Style Package




PIN DESIGNATIONS

PIN No.	FUNCTION	PIN No.	FUNCTION
1	+120V IN	7	15V B RTN
2	120V RTN	8	+15V B
3	ON/OFF	9	15V A RTN
4	SYNC	10	+15V A
5	SYNC RTN	11	+5V
6	CHASSIS	12	5V RTN

NOTES:

- 1.) PINS .040" (1.02 mm) DIAMETER.
- 2.) PINS MATERIAL: BRASS ALLOY 360, IAW ASTM B16.
PINS FINISH: ELECTRO-SOLDER .0005 MAX. THICK. (TIN LEAD) IAW SAE-AMS-P-81728.
- 3.) ALL DIMENSIONS IN INCHES (mm) TOLERANCES: .XX +/- .01 in. (.X +/- .254 mm)
.XXX +/- .005 in. (.XX +/- .127 mm).
- 4.) WEIGHT: 110 GRAMS MAX. (.24 LB MAX.)

MECHANICAL INTERFACE— “B” Style Package




The surface on which an SA50 power supply is mounted is recommended to be flat to .005 in or less, with a surface roughness of 32 microinches or less. The mounting hole pattern and housing footprint for SA50 power supplies is shown in Figure 1.

The fasteners recommended for mounting of SA50 power supplies are 4-40 size fasteners, made from A-286 steel, used with NAS620C4 washers. Representative fasteners include NAS1101, NAS1352, or equivalent. The recommended torque is 6-8 in-lb.

Contact Microsemi PMG Sales for metric threads.

MECHANICAL DIAGRAM & PINOUT—"B" Style Package



NOTES:


- 1.) PINS .040" (1.02 mm) DIAMETER.
- 2.) PINS MATERIAL: BRASS ALLOY 360, IAW ASTM B16.
PINS FINISH: ELECTRO-SOLDER .0005 MAX. THICK. (TIN LEAD) IAW SAE-AMS-P-81728.
- 3.) ALL DIMENSIONS IN INCHES (mm) TOLERANCES: .XX +/- .01 in. (.X +/- .254 mm)
.XXX +/- .005 in. (.XX +/- .127 mm).
- 4.) WEIGHT: 110 GRAMS MAX. (.24 LB MAX.)

PIN DESIGNATIONS

PIN NO.	FUNCTION	PIN No.	FUNCTION
1	+120V IN	7	14V B RTN
2	120V RTN	8	+14V B
3	ON/OFF	9	14V A RTN
4	SYNC	10	+14V A
5	SYNC RTN	11	+3.3V
6	CHASSIS	12	3.3V RTN

ORDERING INFORMATION

SA50-120-5-15T-A-T



International Traffic in Arms Regulation (ITAR)

The products described in this datasheet may be subject to the International Traffic in Arms Regulations (ITAR). They may require an approved export license prior to export from the United States depending on end use application. An export includes release of product or description of technology to foreign national inside or outside of United States.

**Microsemi****Microsemi Corporate Headquarters**

One Enterprise, Aliso Viejo
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

E-mail:

sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,400 employees globally. **Learn more at www.microsemi.com.**

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.