



Vectron's VC-711 Crystal Oscillator is a quartz stabilized, differential output oscillator, operating off either a 1.8 (LVDS) 2.5 or 3.3 volt power supply in a hermetically sealed 7.0x5.0 mm ceramic package.


Features

- Ultra Low Jitter Performance, 3rd OT or Fundamental Crystal Design
- Extended Operating Temperature Range, -40 to 105°C Option
- 10MHz -220MHz Output Frequencies
- Excellent Power Supply Rejection Ratio
- Enable/Disable
- 1.8 (LVDS), 2.5 or 3.3V operation
- Hermetically Sealed 7.0x5.0 mm Ceramic Package
- Product is compliant to RoHS directive and fully compatible with lead free assembly

Applications

- Ethernet, GbE, Synchronous Ethernet
- PCle
- Fiber Channel
- Enterprise Servers and Stoarge
- Test and Measurement
- GPON
- Clock source for ADC's, DAC's, FPGA's

Block Diagram



Performance Specifications

Parameter	Symbol	Min	Typical	Maximum	Units
Supply Voltage ¹ (Ordering Option)	$V_{_{DD}}$	3.135 2.375	3.3 2.5	3.465 2.625	V V
Current Consumption, 3.3V 2.5V	I _{DD}			69 61	mA mA
		Frequency		-	
Nominal Frequency (Ordering Option)	f _N	10		220	MHz
Stability ² (Ordering Option)		±20	, ±25, ±50 or ±	:100	ppm
		Outputs			
Output Logic Levels ³ Output Logic High Output Logic Low	V _{oh} V _{ol}	V _{DD} -1.025 V _{DD} -1.810		V _{DD} -0.880 V _{DD} -1.620	V V
Output Rise and Fall Time ^{3,4}	t _R /t _F			450	ps
Load	d 50 ohms into V _{DD} -2.0V				
Duty Cycle⁵	DC	45		55	%
Phase Noise, 3.3V, 156.25MHz ⁶ 10Hz 100Hz 1kHz 10kHz 100kHz 1MHz 20MHz	Φ _N		-74 -105 -134 -147 -155 -156 -158		dBc/Hz
Jitter ⁶ , 156.25MHz 12kHz -20MHz	φ,		75	100	fs
	Ena	able/Disable			
Outputs Enabled ⁷ Outputs Disabled	V _{IH} V _{IL}	0.7*V _{DD}		0.3*V _{DD}	V V
Disable Time	t _D			200	ns
Enable/Disable Leakage Current				±200	uA
Start-Up Time	t _{su}			10	ms
Operating Temp. (Ordering Option)	T _{op}	-10/70) or -40/85 or -4	10/105	°C

1. The VC-711 power supply pin should be filtered, eg, a 10uf, 0.1uf and 0.01uf capacitor.

2. Includes calibration tolerance, operating temperature, supply voltage variations, aging and IR reflow.


3. Figure 1 defines the test circuit and Figure 2 defines these parameters.

4. Output rise and fall time will be 600ps (max) for -40/105 °C operating temperature range.

5. Duty Cycle is defined as the On/Time Period.

6. Measured using an Agilent E5052 Signal Source Analyzer at 25 °C.

7. Outputs will be Enabled if Enable/Disable is left open.



Performance Specifications

Table 2. Electrical Performance, LVDS Option								
Parameter	Symbol	Min	Typical	Maximum	Units			
Supply								
Supply Voltage ¹ (Ordering Option)	V _{DD}	3.135 2.371 1.71	3.3 2.5 1.8	3.465 2.625 1.89	V V V			
Current Consumption, 3.3V 2.5V 1.8V	I _{DD}			33 29 21	mA mA mA			
	Fr	equency						
Nominal Frequency (Ordering Option) 1.8V	f _N	10 100		220 175	MHz MHz			
Stability ² (Ordering Option)		±20	, ±25, ±50 or ±	-100	ppm			
	0	utputs						
Output Logic Levels ³ Output Logic High Output Logic Low	V _{oh} V _{ol}	0.9	1.43 1.10	1.6	V V			
Output Amplitude		247	350	454	mV			
Differential Output Error				50	mV			
Offset Voltage		1.125	1.25	1.375	V			
Offset Voltage Error				50	mV			
Output Leakage Current, Outputs Disabled				10	uA			
Output Rise and Fall Time ^{3,4}	t _R /t _F			450	ps			
Load		100						
Duty Cycle⁵	DC	45		55	%			
Phase Noise, 3.3V, 156.25MHz ⁶ 10Hz 100Hz 1kHz 10kHz 100kHz 1MHz 20MHz	φ _N		-69 -102 -130 -148 -154 -156 -159		dBc/Hz			
Jitter ⁶ , 156.25MHz 12kHz - 20MHz	ф,		75	100	fs			
	Enabl	e/Disable						
Outputs Enabled ⁷ Outputs Disabled	V _{IH} V _{IL}	0.7*V _{DD}		0.3*V _{DD}	V V			
Disable Time	t _D			200	ns			
Enable/Disable Leakage Current	I _{E/D}			±200	uA			
Start-Up Time	t _{su}			10	ms			
Operating Temp. (Ordering Option)	T _{OP}	-10/70	0 or -40/85 or -4	0/105	°C			

1. The VC-711 power supply pin should be filtered, eg, a 10uf, 0.1uf and 0.01uf capacitor.

2. Includes calibration tolerance, operating temperature, supply voltage variations, aging and IR reflow.


3. Figure 2 defines these parameters and Figure 3 defines the test circuit.

4. Output rise and fall time will be 600ps (max) for -40/105 °C operating temperature range and 500 ps (max) for 1.8V.

5. Duty Cycle is defined as the On/Time Period.


6. Measured using an Agilent E5052 Signal Source Analyzer at 25 °C

7. Outputs will be Enabled if Enable/Disable is left open.



Package and Pinout

Table 3. Pinout							
Pin #	Symbol	Function					
1	E/D or NC	Enable/Disable or No Connection					
2	E/D or NC Enable Disable or No Connection						
3	GND	Electrical and Lid Ground					
4	f _o	Output Frequency					
5	Cf _o Complementary Output Frequency						
6	V _{DD}	Supply Voltage					



dimensions are in mm




Figure 4. Pad Layout

Table 4. Enable Disable Function (optional on pin 1 or pin2)					
E/D Pin Output					
High	Clock Output				
Open Clock Output					
Low High Impedance					

Figure 5. Package Outline Drawing

Marking Information:

VC-711 = Product Family xxxMxx = Frequency (example 156M25) YY = Year of Manufacture WW = Week of the Year C = Manufacturing Location . = Pin 1 Indicator

LVPECL Application Diagrams




Figure 6. Single Resistor Termination Scheme Resistor values are typically 140 ohms for 3.3V operation and 84 ohms for 2.5V operation.




Figure 7. Pull-Up Pull Down Termination

Resistor values shown are typical for 3.3 V operation. For 2.5V operation, the resistor to ground is 62 ohms and the resistor to supply is 250 ohms

The VC-711 incorporates a standard PECL output scheme, which are un-terminated FET drains. There are numerous application notes on terminating and interfacing PECL logic and the two most common methods are a single resistor to ground, Figure 6, or for best 50 ohm matching a pull-up/pull-down scheme as shown in Figure 7 should be used. AC coupling capacitors are optional, depending on the application and the input logic requirements of the next stage.

One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-terminated, and if it one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching into account. Load matching and power supply noise are the main contributors to jitter related problems.

LVDS Application Diagrams




Figure 6. LVDS to LVDS Connection, Internal 100ohm Resistor Some LVDS structures have an internal 100 ohm resistor on the input and do not need additional components. AC blocking capacitors can be used if the DC levels are incompatible.




Figure 7. LVDS to LVDS Connection

Some input structures may not have an internal 100 ohm resistor on the input and will need an external 100ohm resistor for impedance matching. Also, the input may have an internal DC bias which may not be compatible with LVDS levels, AC blocking capacitors can be used.

One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-terminated, and if it one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching into account. Load matching and power supply noise are the main contributors to jitter related problems.


IR Compliance

Suggested IR Profile

Devices are built using lead free epoxy and can be subjected to standard lead free IR reflow conditions shown in Table 5. Contact pads are gold over nickel and lower maximum temperatures can also be used, such as 220C.

Table 5. Reflow Profile		
Parameter	Symbol	Value
PreHeat Time	ts	200 sec Max
Ramp Up	R _{UP}	3°C/sec Max
Time above 217°C	tL	150 sec Max
Time to Peak Temperature	tAMB-P	480 sec Max
Time at 260°C	tP	30 sec Max
Time at 240°C	tP2	60 sec Max
Ramp down	R _{dn}	6°C/sec Max

Solderprofile:



Environmental Compliance

Table 6. Environmental Compliance					
Parameter	Condition				
Mechanical Shock	MIL-STD-883 Method 2002				
Mechanical Vibration	MIL-STD-883 Method 2007				
Temperature Cycle	MIL-STD-883 Method 1010				
Solderability	MIL-STD-883 Method 2003				
Fine and Gross Leak	MIL-STD-883 Method 1014				
Resistance to Solvents	MIL-STD-202 Method 2015				
Moisture Sensitivity Level	MSL1				
Contact Pads	Gold (0.3-1.0um) over Nickel				
ThetaJC (bottom of case), Max Junction Temp	24 °C/W, 150°C				
Weight	182 mg				


Maximum Ratings, Tape & Reel


Absolute Maximum Ratings and Handling Precautions

Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional operation is not implied or any other excess of conditions represented in the operational sections of this data sheet. Exposure to absolute maximum ratings for extended periods may adversely affect device reliability. Although ESD protection circuitry has been designed into the VC-711, proper precautions should be taken when handling and mounting, VI employs a Human Body Model and Charged Device Model for ESD susceptibility testing and design evaluation. ESD thresholds are dependent on the circuit parameters used to define the model. Although no industry standard has been adopted for the CDM a standard resistance of 1.5kOhms and capacitance of 100pF is widely used and therefor can be used for comparison purposes.

Table 7. Maximum Ratings		
Parameter	Value	Unit
Storage Temperature	-55 to 125	°C
Junction Temperature (maximum)	150	°C
Supply Voltage	-0.5 to 5.0	V
Enable Disable Voltage	-0.5 to V _{DD} +0.5	V
ESD, Human Body Model	1500	V
ESD, Charged Device Model	1500	V

Table 8.	Table 8. Tape and Reel Information											
Tape Dimensions (mm)					Reel Dimensions (mm)							
w	F	Do	Ро	P1	A	В	С	D	N	W1	W2	#/Reel
16	7.5	1.5	4	8	180	2	13	21	50	17	21	1000





Notes:

a) Only ±100ppm stability option is available for temperature range of -40/105 °C. ±50ppm is available in some cases. b) Not all combinations of options are available. Other specifications may be available upon request. Consult with factory.

> Example: VC-711-EDE-KAAN-125M000000TR Tape and Reel VC-711-EDE-KAAN-125M000000 Cut Tape VC-711-EDE-KAAN-125M000000_SNPB Tin lead solder dipped

Revision History

Revision Date	Approved	Description
Feb 07, 2017	RC	Rev 0.1: VC-711 Preliminary datasheet for factory approval (Internal Revision)
July 16, 2017	VN	Rev 0.2: Internal Revision based on factory information and Website release.
Sept 10, 2018	FB	Update logo and contact information, add thetaJC, add SNPBDIP ordering option
May 09, 2019	FB	Update logo and contact information, change to SNPB ordering option, increase frequency range to 220MHz
Dec12, 2019	FB	Add 1.8V LVDS ordering otpion, add Max Junction Temperature
April 30, 2020	FB	Add tape and reel ordering option, updates and corrections as needed

Contact Information

USA:

100 Watts Street Mt Holly Springs, PA 17065 Tel: 1.717.486.3411 Fax: 1.717.486.5920 **Europe:** Landstrasse 74924 Neckarbischofsheim Germany Tel: +49 (0) 7268.801.0 Fax: +49 (0) 7268.801.281



Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your reasonability to ensure that your application meets with your specifications. MICRO-CHIP MAKES NO REPRESENTATION OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING, BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly, or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip and Vectron names and logos are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.