

SST39VF401C / SST39VF402C / SST39LF401C / SST39LF402C

Data Sheet

SST39VF401C / SST39VF402C / SST39LF401C / SST39LF402C are 256K x16 CMOS Multi-Purpose Flash Plus (MPF+) manufactured with proprietary, high performance CMOS SuperFlash® technology. The split-gate cell design and thickoxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. SST39LF401C/402C write (Program or Erase) with a 3.0-3.6V power supply. SST39VF401C/402C write with a 2.7-3.6V power supply. These devices conforms to JEDEC standard pinouts for x16 memories.

#### **Features**

- Organized as 256K x16
- Single Voltage Read and Write Operations
  - -2.7-3.6V for SST39VF401C/402C
  - -3.0-3.6V for SST39LF401C/402C
- Superior Reliability
  - Endurance: 100,000 Cycles (Typical)
  - Greater than 100 years Data Retention
- Low Power Consumption (typical values at 5 MHz)
  - Active Current: 5 mA (typical)

  - Standby Current: 3 μA (typical)
    Auto Low Power Mode: 3 μA (typical)
- Hardware Block-Protection/WP# Input Pin
  - -Top Block-Protection (top 8 KWord)
  - Bottom Block-Protection (bottom 8 KWord)
- Sector-Erase Capability
  - Uniform 2 KWord sectors
- Block-Erase Capability
  - Flexible block architecture; one 8-, two 4-, one 16-, and seven 32-KWord blocks
- Chip-Erase Capability
- Erase-Suspend/Erase-Resume Capabilities
- Hardware Reset Pin (RST#)
- Latched Address and Data

- Security-ID Feature
  - 128 bits; User: 128 words
- Fast Read Access Time:
  - 70 ns for SST39VF401C/402C
  - 55 ns for SST39LF401C/402C
- Fast Erase and Word-Program:
  - Sector-Erase Time: 18 ms (typical)
    Block-Erase Time: 18 ms (typical)
    Chip-Erase Time: 40 ms (typical)

  - Word-Program Time: 7 µs (typicál)
- Automatic Write Timing
  - Internal V<sub>PP</sub> Generation
- End-of-Write Detection
  - Toggle Bits
  - Data# Polling
  - Ready/Busy# Pin
- CMOS I/O Compatibility
- JEDEC Standard
  - Flash EEPROM Pinouts and command sets
- Packages Available
  - 48-lead TSOP (12mm x 20mm)
  - 48-ball TFBGA (6mm x 8mm)
  - 48-ball WFBGA (4mm x 6mm)
- All devices are RoHS compliant



SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

**Data Sheet** 

## **Product Description**

The SST39VF401C/402C and SST39LF401C/402C devices are 256K x16 CMOS Multi-Purpose Flash Plus (MPF+) manufactured with proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. SST39LF401C/402C write (Program or Erase) with a 3.0-3.6V power supply. SST39VF401C/402C write with a 2.7-3.6V power supply. These devices conform to JEDEC standard pinouts for x16 memories.

Featuring high performance Word-Program, the SST39VF401C/402C and SST39LF401C/402C devices provide a typical Word-Program time of 7  $\mu$ sec. These devices use Toggle Bit, Data# Polling, or the RY/BY# pin to indicate the completion of Program operation. To protect against inadvertent write, they have on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, these devices are offered with a guaranteed typical endurance of 100,000 cycles. Data retention is rated at greater than 100 years.

The SST39VF401C/402C and SST39LF401C/402C devices are suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, they significantly improve performance and reliability, while lowering power consumption. They inherently use less energy during Erase and Program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. These devices also improve flexibility while lowering the cost for program, data, and configuration storage applications.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet high density, surface mount requirements, the SST39VF401C/402C and SST39LF401C/402C are offered in 48-lead TSOP, 48-ball TFBGA, and 48-ball WFBGA packages. See Figures 2, 3, and 4 for pin assignments.



MICROCHIP SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

Data Sheet

## **Block Diagrams**




Figure 1: Functional Block Diagram

MICROCHIP SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

**Data Sheet** 

## **Pin Assignment**




Figure 2: Pin Assignments for 48-Lead TSOP




Figure 3: Pin Assignments for 48-Ball TFBGA



# 4 Mbit (x16) Multi-Purpose Flash Plus SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

Data Sheet




Figure 4: Pin Assignments for 48-Ball WFBGA

Table 1: Pin Description

Symbol	Pin Name	Functions
A <sub>MS</sub> <sup>1</sup> -A <sub>0</sub>	Address Inputs	To provide memory addresses. During Sector-Erase $A_{MS}$ - $A_{11}$ address lines will select the sector. During Block-Erase $A_{MS}$ - $A_{15}$ address lines will select the block.
DQ <sub>15</sub> -DQ <sub>0</sub>	Data Input/output	To output data during Read cycles and receive input data during Write cycles.  Data is internally latched during a Write cycle.  The outputs are in tri-state when OE# or CE# is high.
WP#	Write Protect	To protect the top/bottom boot block from Erase/Program operation when grounded.
RST#	Reset	To reset and return the device to Read mode.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations.
V <sub>DD</sub>	Power Supply	To provide power supply voltage: 2.7-3.6V for SST39VF401C/402C or 3.0-3.6V for SST39LF401C/402C
V <sub>SS</sub>	Ground	
NC	No Connection	Unconnected pins.
RY/BY#	Ready/Busy#	To output the status of a Program or Erase operation RY/BY# is a open drain output, so a $10K\Omega$ - $100K\Omega$ pull-up resistor is required to allow RY/BY# to transition high indicating the device is ready to read.

1.  $A_{MS} = Most significant address$  $A_{MS} = A_{17}$  T1.2 25053



# 4 Mbit (x16) Multi-Purpose Flash Plus MICROCHIP SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

Data Sheet

Table 2: Top / Bottom Boot Block Address

Top Boot Block Address SST39VF402C/SST39LF402C						
#	Size (KWord) Address Range					
18	8	3E000H-3FFFFH				
17	4	3D000H-3DFFFH				
16	4	3C000H-3CFFFH				
15	16	38000H-3BFFFH				
14	32	30000H-37FFFH				
13	32	28000H-2FFFFH				
12	32	20000H-27FFFH				
11	32	18000H-1FFFFH				
10	32	10000H-17FFFH				
9	32	08000H-0FFFFH				
8	32	00000H-07FFFH				

Bottom Boot Block Address SST39VF401C/SST39LF401C					
#	Size (KWord)	Address Range			
10	32	38000H-3FFFFH			
9	32	30000H-37FFFH			
8	32	28000H-2FFFFH			
7	32	20000H-27FFFH			
6	32	18000H-1FFFFH			
5	32	10000H-17FFFH			
4	32	08000H-0FFFFH			
3	16	04000H-07FFFH			
2	4	03000H-03FFFH			
1	4	02000H-02FFFH			
0	8	00000H-01FFFH			

T2.25053



SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

Data Sheet

## **Device Operation**

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

The SST39VF401C/402C and SST39LF401C/402C also have the Auto Low Power mode which puts the device in a near standby mode after data has been accessed with a valid Read operation. This reduces the I<sub>DD</sub> active read current from typically 5 mA to typically 3 μA. The Auto Low Power mode reduces the typical IDD active read current to the range of 2 mA/MHz of Read cycle time. The device exits the Auto Low Power mode with any address transition or control signal transition used to initiate another Read cycle, with no access time penalty. Note that the device does not enter Auto-Low Power mode after power-up with CE# held steadily low, until the first address transition or CE# is driven high.

#### Read

The Read operation of the SST39VF401C/402C and SST39LF401C/402C is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 6).

### **Word-Program Operation**

The SST39VF401C/402C and SST39LF401C/402C are programmed on a word-by-word basis. Before programming, the sector where the word exists must be fully erased. The Program operation is accomplished in three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load word address and word data. During the Word-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed within 10 µs. See Figures 7 and 8 for WE# and CE# controlled Program operation timing diagrams and Figure 22 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands issued during the internal Program operation are ignored. During the command sequence, WP# should be statically held high or low.

## Sector/Block-Erase Operation

The Sector- (or Block-) Erase operation allows the system to erase the device on a sector-by-sector (or block-by-block) basis. The SST39VF401C/402C and SST39LF401C/402C offer both Sector-Erase and Block-Erase mode.

The sector architecture is based on a uniform sector size of 2 KWord. The Block-Erase mode is based on non-uniform block sizes—seven 32 KWord, one 16 KWord, two 4 KWord, and one 8 KWord blocks. See Figure 2 for top and bottom boot device block addresses. The Sector-Erase operation is initiated by executing a six-byte command sequence with Sector-Erase command (50H) and sector address (SA) in the last bus cycle. The Block-Erase operation is initiated by executing a six-byte command sequence with Block-Erase command (30H) and block address (BA) in the last bus cycle. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (30H or 50H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the



## 4 Mbit (x16) Multi-Purpose Flash Plus SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

Data Sheet

sixth WE# pulse. The End-of-Erase operation can be determined using either Data# Polling or Toggle Bit methods. See Figures 12 and 13 for timing waveforms and Figure 26 for the flowchart. Any commands issued during the Sector- or Block-Erase operation are ignored. When WP# is low, any attempt to Sector- (Block-) Erase the protected block will be ignored. During the command sequence, WP# should be statically held high or low.

### **Erase-Suspend/Erase-Resume Commands**

The Erase-Suspend operation temporarily suspends a Sector- or Block-Erase operation thus allowing data to be read from any memory location, or program data into any sector/block that is not suspended for an Erase operation. The operation is executed by issuing one byte command sequence with Erase-Suspend command (B0H). The device automatically enters read mode typically within 20 µs after the Erase-Suspend command had been issued. Valid data can be read from any sector or block that is not suspended from an Erase operation. Reading at address location within erase-suspended sectors/ blocks will output DQ2 toggling and DQ6 at '1'. While in Erase-Suspend mode, a Word-Program operation is allowed except for the sector or block selected for Erase-Suspend.

To resume Sector-Erase or Block-Erase operation which has been suspended the system must issue Erase Resume command. The operation is executed by issuing one byte command sequence with Erase Resume command (30H) at any address in the last Byte sequence.

### **Chip-Erase Operation**

The SST39VF401C/402C and SST39LF401C/402C provide a Chip-Erase operation, which allows the user to erase the entire memory array to the '1' state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a six-byte command sequence with Chip-Erase command (10H) at address 555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 7 for the command sequence, Figure 11 for timing diagram, and Figure 26 for the flowchart. Any commands issued during the Chip-Erase operation are ignored. When WP# is low, any attempt to Chip-Erase will be ignored. During the command sequence, WP# should be statically held high or low.

## Write Operation Status Detection

The SST39VF401C/402C and SST39LF401C/402C provide two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ<sub>7</sub>) and Toggle Bit (DQ<sub>6</sub>). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ<sub>7</sub> or DQ<sub>6</sub>. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.



SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

Data Sheet

### Ready/Busy# (RY/BY#)

The devices include a Ready/Busy# (RY/BY#) output signal. RY/BY# is an open drain output pin that indicates whether an Erase or Program operation is in progress. Since RY/BY# is an open drain output, it allows several devices to be tied in parallel to  $V_{DD}$  via an external pull-up resistor. After the rising edge of the final WE# pulse in the command sequence, the RY/BY# status is valid.

When RY/BY# is actively pulled low, it indicates that an Erase or Program operation is in progress. When RY/BY# is high (Ready), the devices may be read or left in standby mode.

### Data# Polling (DQ<sub>7</sub>)

When the SST39VF401C/402C and SST39LF401C/402C are in the internal Program operation, any attempt to read  $DQ_7$  will produce the complement of the true data. Once the Program operation is completed,  $DQ_7$  will produce true data. Note that even though  $DQ_7$  may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1  $\mu$ s. During internal Erase operation, any attempt to read  $DQ_7$  will produce a '0'. Once the internal Erase operation is completed,  $DQ_7$  will produce a '1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 9 for Data# Polling timing diagram and Figure 23 for a flowchart.

### Toggle Bits (DQ6 and DQ2)

During the internal Program or Erase operation, any consecutive attempts to read  $DQ_6$  will produce alternating '1's and '0's, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the  $DQ_6$  bit will stop toggling. The device is then ready for the next operation. For Sector, Block-, or Chip-Erase, the toggle bit  $(DQ_6)$  is valid after the rising edge of sixth WE# (or CE#) pulse.  $DQ_6$  will be set to '1' if a Read operation is attempted on an Erase-Suspended Sector/Block. If Program operation is initiated in a sector/block not selected in Erase-Suspend mode,  $DQ_6$  will toggle.

An additional Toggle Bit is available on  $DQ_2$ , which can be used in conjunction with  $DQ_6$  to check whether a particular sector is being actively erased or erase-suspended. Table 3 shows detailed status bits information. The Toggle Bit ( $DQ_2$ ) is valid after the rising edge of the last WE# (or CE#) pulse of Write operation. See Figure 10 for Toggle Bit timing diagram and Figure 23 for a flowchart.

**Table 3:** Write Operation Status

Status		DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>2</sub>	RY/BY#
Normal Operation	Standard Program	DQ <sub>7</sub> #	Toggle	No Toggle	0
	Standard Erase	0	Toggle	Toggle	0
Erase-Suspend Mode	Read from Erase-Suspended Sector/Block	1	1	Toggle	1
	Read from Non-Erase- Suspended Sector/Block	Data	Data	Data	1
	Program	DQ <sub>7</sub> #	Toggle	N/A	0

**Note:** DQ<sub>7</sub> and DQ<sub>2</sub> require a valid address when reading status information.

T3.0 25053



SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

**Data Sheet** 

#### **Data Protection**

The SST39VF401C/402C and SST39LF401C/402C provide both hardware and software features to protect nonvolatile data from inadvertent writes.

#### **Hardware Data Protection**

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a write cycle.

V<sub>DD</sub> Power Up/Down Detection: The Write operation is inhibited when V<sub>DD</sub> is less than 1.5V.

Write Inhibit Mode: Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

#### **Hardware Block Protection**

The SST39VF402C/SST39LF402C support top hardware block protection, which protects the top 8 KWord block of the device. The SST39VF401C/SST39LF401C support bottom hardware block protection, which protects the bottom 8KWord block of the device. The Boot Block address ranges are described in Table 4. Program and Erase operations are prevented on the 8 KWord when WP# is low. If WP# is left floating, it is internally held high via a pull-up resistor, and the Boot Block is unprotected, enabling Program and Erase operations on that block.

Table 4: Boot Block Address Ranges

Product	Address Range		
Bottom Boot Block			
SST39VF401C/SST39LF401C	00000H - 01FFFH		
Top Boot Block			
SST39VF402C/SST39LF402C	3E000H - 3FFFFH		

T4.0 25053

## Hardware Reset (RST#)

The RST# pin provides a hardware method of resetting the device to read array data. When the RST# pin is held low for at least T<sub>RP</sub> any in-progress operation will terminate and return to Read mode. When no internal Program/Erase operation is in progress, a minimum period of T<sub>RHR</sub> is required after RST# is driven high before a valid Read can take place (see Figure 18).

The Erase or Program operation that has been interrupted needs to be re-initiated after the device resumes normal operation mode to ensure data integrity.

## **Software Data Protection (SDP)**

The SST39VF401C/402C and SST39LF401C/402C provide the JEDEC approved Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte sequence. These devices are shipped with the Software Data Protection permanently enabled. See Table 7 for



## SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

Data Sheet

the specific software command codes. During SDP command sequence, invalid commands will abort the device to read mode within  $T_{RC}$ . The contents of  $DQ_{15}$ - $DQ_{8}$  can be  $V_{IL}$  or  $V_{IH}$ , but no other value, during any SDP command sequence.

#### **Common Flash Memory Interface (CFI)**

The SST39VF401C/402C and SST39LF401C/402C also contain the CFI information to describe the characteristics of the device. In order to enter the CFI Query mode, the system writes a three-byte sequence, same as product ID entry command with 98H (CFI Query command) to address 555H in the last byte sequence. Additionally, the system can use the one-byte sequence with 55H on the Address and 89H on the Data Bus to enter the CFI Query mode. Once the device enters the CFI Query mode, the system can read CFI data at the addresses given in Tables 8 through 10. The system must write the CFI Exit command to return to Read mode from the CFI Query mode.

#### **Product Identification**

The Product Identification mode identifies the devices as the SST39VF401C / SST39VF402C / SST39LF401C / SST39LF402C, and manufacturer as Microchip. This mode may be accessed software operations. Users may use the Software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Table 7 for software operation, Figure 14 for the Software ID Entry and Read timing diagram and Figure 24 for the Software ID Entry command sequence flowchart.

Table 5: Product Identification

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST39VF401C/SST39LF401C	0001H	2321H
SST39VF402C/SST39LF402C	0001H	2322H

T5.2 25053

#### Product Identification Mode Exit/CFI Mode Exit

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read mode. This command may also be used to reset the device to the Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g., not read correctly. Please note that the Software ID Exit/CFI Exit command is ignored during an internal Program or Erase operation. See Table 7 for software command codes, Figure 16 for timing waveform, and Figure 25 for flowcharts.

©2014 Silicon Storage Technology, Inc. DS20005053B 04/14



SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

**Data Sheet** 

### **Security ID**

The SST39VF401C/402C and SST39LF401C/402C devices offer a 136 Word Security ID space. The Secure ID space is divided into two segments—one factory programmed segment and one user programmed segment. The first segment is programmed and locked at the factory with a random 128-bit number. The user segment, with a 128 word space, is left un-programmed for the customer to program as desired.

To program the user segment of the Security ID, the user must use the Security ID Word-Program command. To detect end-of-write for the SEC ID, read the toggle bits. Do not use Data# Polling. Once this is complete, the Sec ID should be locked using the User Sec ID Program Lock-Out. This disables any future corruption of this space. Note that regardless of whether or not the Sec ID is locked, neither Sec ID segment can be erased.

The Secure ID space can be queried by executing a three-byte command sequence with Enter Sec ID command (88H) at address 555H in the last byte sequence. To exit this mode, the Exit Sec ID command should be executed. Refer to Table 7 for more details.



## MICROCHIP SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

**Data Sheet** 

## **Operations**

Table 6: Operation Modes Selection

Mode	CE#	OE#	WE#	DQ	Address
Read	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	D <sub>OUT</sub>	A <sub>IN</sub>
Program	$V_{IL}$	$V_{IH}$	V <sub>IL</sub>	D <sub>IN</sub>	A <sub>IN</sub>
Erase	$V_{IL}$	$V_{IH}$	V <sub>IL</sub>	X <sup>1</sup>	Sector or block address, XXH for Chip- Erase
Standby	$V_{IH}$	Х	Х	High Z	X
Write Inhibit	Χ	$V_{IL}$	Х	High Z/ D <sub>OUT</sub>	X
	Х	X	V <sub>IH</sub>	High Z/ D <sub>OUT</sub>	X
Product Identification	·				
Software Mode	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>		See Table 7

T6.0 25053

**Table 7:** Software Command Sequence

Command Sequence	1st Bus Write Cycle		2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle	
	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>								
Word-Program	555H	AAH	2AAH	55H	555H	A0H	WA <sup>3</sup>	Data				
Sector-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA <sub>X</sub> <sup>4</sup>	50H
Block-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	BA <sub>X</sub> <sup>4</sup>	30H
Chip-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Erase-Suspend	XXXH	ВОН										
Erase-Resume	XXXH	30H										
Query Sec ID <sup>5</sup>	555H	AAH	2AAH	55H	555H	88H						
User Security ID Word-Program	555H	AAH	2AAH	55H	555H	A5H	WA <sup>6</sup>	Data				
User Security ID Program Lock- Out	555H	AAH	2AAH	55H	555H	85H	XXH <sup>6</sup>	0000 H				
Software ID Entry <sup>7,8</sup>	555H	AAH	2AAH	55H	555H	90H						
CFI Query Entry	555H	AAH	2AAH	55H	555H	98H						
CFI Query Entry	55H	98H										
Software ID Exit <sup>9,10</sup> /CFI Exit/Sec ID Exit	555H	AAH	2AAH	55H	555H	F0H						
Software ID Exit <sup>9,10</sup> /CFI Exit/Sec ID Exit	XXH	F0H										

T7.6 25053

- 1. Address format  $A_{10}$ - $A_0$  (Hex). Addresses  $A_{11}$ - $A_{17}$  can be  $V_{IL}$  or  $V_{IH}$ , but no other value, for Command sequence.
- 2.  $DQ_{15}$ - $DQ_{8}$  can be  $V_{IL}$  or  $V_{IH}$ , but no other value, for Command sequence
- 3. WA = Program Word address
- 4.  $SA_X$  for Sector-Erase; uses  $A_{MS}$ - $A_{11}$  address lines  $BA_X$ , for Block-Erase; uses  $A_{MS}$ - $A_{15}$  address lines  $A_{MS}$  = Most significant address;  $A_{MS}$  =  $A_{17}$

<sup>1.</sup> X can be  $V_{\text{IL}}$  or  $V_{\text{IH}}$ , but no other value.



## 4 Mbit (x16) Multi-Purpose Flash Plus SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

**Data Sheet** 

- 5. With  $A_{MS}$ - $A_4$  = 0; Sec ID is read with  $A_3$ - $A_0$ , Microchip ID is read with  $A_3 = 0$  (Address range = 000000H to 000007H), User ID is read with  $A_3 = 1$  (Address range = 000008H to 000087H). Lock Status is read with  $A_7$ - $A_0$  = 0000FFH. Unlocked:  $DQ_3$  = 1 / Locked:  $DQ_3$  = 0.
- 6. Valid Word-Addresses for Sec ID are from 000000H-000007H and 000008H-000087H.
- 7. The device does not remain in Software Product ID Mode if powered down.
- 8. With  $A_{MS}$ - $A_1$  =0; Microchip Manufacturer ID = 00BFH, is read with  $A_0$  = 0, SST39VF401C/SST39LF401C Device ID = 233BH, is read with  $A_0 = 1$ , SST39VF402C/SST39LF402C Device ID = 233AH, is read with  $A_0 = 1$ ,
  - $A_{MS}$  = Most significant address;  $A_{MS}$  =  $A_{17}$
- 9. Both Software ID Exit operations are equivalent
- 10. If users never lock after programming, Sec ID can be programmed over the previously unprogrammed bits (data=1) using the Sec ID mode again (the programmed '0' bits cannot be reversed to '1'). Valid Word-Addresses for Sec ID are from 000000H-000007H and 000008H-000087H.

**Table 8:** CFI Query Identification String<sup>1</sup>

Address	Data	Data
10H	0051H	Query Unique ASCII string "QRY"
11H	0052H	
12H	0059H	
13H	0002H	Primary OEM command set
14H	0000H	
15H	0000H	Address for Primary Extended Table
16H	0000H	
17H	0000H	Alternate OEM command set (00H = none exists)
18H	0000H	
19H	0000H	Address for Alternate OEM extended Table (00H = none exits)
1AH	0000H	

T8.1 25053

**Table 9:** System Interface Information

Address	Data	Data
1BH	0027H	V <sub>DD</sub> Min (Program/Erase)
		DQ <sub>7</sub> -DQ <sub>4</sub> : Volts, DQ <sub>3</sub> -DQ <sub>0</sub> : 100 millivolts
1CH	0036H	V <sub>DD</sub> Max (Program/Erase) DQ <sub>7</sub> -DQ <sub>4</sub> : Volts, DQ <sub>3</sub> -DQ <sub>0</sub> : 100 millivolts
1DH	0000H	$V_{PP}$ min. (00H = no $V_{PP}$ pin)
1EH	0000H	$V_{PP}$ max. (00H = no $V_{PP}$ pin)
1FH	0003H	Typical time out for Word-Program $2^N$ µs ( $2^3 = 8$ µs)
20H	0000H	Typical time out for min. size buffer program 2 <sup>N</sup> µs (00H = not supported)
21H	0004H	Typical time out for individual Sector/Block-Erase 2 <sup>N</sup> ms (2 <sup>4</sup> = 16 ms)
22H	0005H	Typical time out for Chip-Erase 2 <sup>N</sup> ms (2 <sup>5</sup> = 32 ms)
23H	0001H	Maximum time out for Word-Program $2^N$ times typical ( $2^1 \times 2^3 = 16 \mu s$ )
24H	0000H	Maximum time out for buffer program 2 <sup>N</sup> times typical
25H	0001H	Maximum time out for individual Sector/Block-Erase 2 <sup>N</sup> times typical (2 <sup>1</sup> x 2 <sup>4</sup> = 32 ms)
26H	0001H	Maximum time out for Chip-Erase 2 <sup>N</sup> times typical (2 <sup>1</sup> x 2 <sup>5</sup> = 64 ms)

T9.3 25053

<sup>1.</sup> Refer to CFI publication 100 for more details.



# 4 Mbit (x16) Multi-Purpose Flash Plus MICROCHIP SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

Data Sheet

Table 10: Device Geometry Information

Address	Data	Data
27H	0013H	Device size = 2 <sup>N</sup> Bytes
28H	0001H	Flash Device Interface description; 0001H = x16-only asynchronous interface
29H	0000H	7
2AH	0000H	Maximum number of byte in multi-byte write = 2 <sup>N</sup> (00H = not supported)
2BH	0000H	7
2CH	0005H	Number of Erase Sector/Block sizes supported by device
2DH	0000H	Erase Block Region 1 Information (Refer to the CFI specification or CFI publication
2EH	0000H	100)
2FH	0040H	7
30H	0000H	7
31H	0001H	Erase Block Region 2 Information
32H	0000H	]
33H	0020H	]
34H	0000H	]
35H	0000H	Erase Block Region 3 Information
36H	0000H	
37H	0080H	
38H	0000H	
39H	0007H	Erase Block Region 4 Information
ЗАН	0000H	
звн	0000H	
3CH	0001H	7

T10.0 25053



## SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

**Data Sheet** 

## **Electrical Specifications**

**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential0	0.5V to V <sub>DD</sub> +0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential2	2.0V to V <sub>DD</sub> +2.0V
Voltage on A <sub>9</sub> Pin to Ground Potential	0.5V to 13.2V
Package Power Dissipation Capability (T <sub>A</sub> = 25°C)	1.0W
Surface Mount Solder Reflow	C for 10 seconds
Output Short Circuit Current <sup>1</sup>	50 mA
1. Outputs shorted for no more than one second. No more than one output shorted at a time.	

#### Table 11: Operating Range

Range	Ambient Temp	V <sub>DD</sub>
Commercial	0°C to +70°C	2.7-3.6V for SST39VF401C/402C or 3.0-3.6V for SST39LF401C/402C
Industrial	-40°C to +85°C	2.7-3.6V for SST39VF401C/402C or 3.0-3.6V for SST39LF401C/402C

T11.0 25053

#### Table 12: AC Conditions of Test1

Input Rise/Fall Time	Output Load
5ns	C <sub>L</sub> = 30 pF

1. See Figures 20 and 21

T12.1 25053



SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

**Data Sheet** 

### **Power Up Specifications**

All functionalities and DC specifications are specified for a  $V_{DD}$  ramp rate of greater than 1V per 100 ms (0V to 3V in less than 300 ms). If the VDD ramp rate is slower than 1V per 100 ms, a hardware reset is required. The recommended  $V_{DD}$  power-up to RESET# high time should be greater than 100  $\mu$ s to ensure a proper reset.




Figure 5: Power-Up Diagram

**Table 13:** DC Operating Characteristics  $V_{DD} = 3.0-3.6V$  for SST39LF401C/402C and 2.7-3.6V for SST39VF401C/402C<sup>1</sup>

		Limits				
Symbol	Parameter	Min	Max	Units	Test Conditions	
I <sub>DD</sub>	Power Supply Current				Address input=V <sub>ILT</sub> /V <sub>IHT</sub> <sup>2</sup> , at f=5 MHz, V <sub>DD</sub> =V <sub>DD</sub> Max	
	Read <sup>3</sup>		18	mA	CE#=V <sub>IL</sub> , OE#=WE#=V <sub>IH</sub> , all I/Os open	
	Program and Erase		30	mA	CE#=WE#=V <sub>IL</sub> , OE#=V <sub>IH</sub>	
I <sub>SB</sub>	Standby V <sub>DD</sub> Current		20	μΑ	$\label{eq:cepsilon} \begin{split} \text{CE\#=V$_{IHC}$, $V$_{DD}=V$_{DD}$ Max} \\ \text{RST\#=V$_{DD}\pm0.3$, $WP\#=V$_{DD}\pm0.3$,} \\ \text{WE\#=V$_{DD}\pm0.3$} \end{split}$	
I <sub>ALP</sub>	Auto Low Power		20	μA	CE#=V <sub>ILC</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max All inputs=V <sub>SS</sub> or V <sub>DD</sub> , WE#=V <sub>IHC</sub>	
ILI	Input Leakage Current		1	μA	V <sub>IN</sub> =GND to V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max	
I <sub>LIW</sub>	Input Leakage Current on WP# pin and RST#		10	μA	WP#=GND to V <sub>DD</sub> or RST#=GND to V <sub>DD</sub>	
I <sub>LO</sub>	Output Leakage Current		10	μΑ	V <sub>OUT</sub> =GND to V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max	
V <sub>IL</sub>	Input Low Voltage		0.8	V	V <sub>DD</sub> =V <sub>DD</sub> Min	
$V_{ILC}$	Input Low Voltage (CMOS)		0.3	V	V <sub>DD</sub> =V <sub>DD</sub> Max	
V <sub>IH</sub>	Input High Voltage	0.7V <sub>DD</sub>	V <sub>DD</sub> +0.3	V	V <sub>DD</sub> =V <sub>DD</sub> Max	
V <sub>IHC</sub>	Input High Voltage (CMOS)	V <sub>DD</sub> -0.3	V <sub>DD</sub> +0.3	V	V <sub>DD</sub> =V <sub>DD</sub> Max	
V <sub>OL</sub>	Output Low Voltage		0.2	V	I <sub>OL</sub> =100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min	
V <sub>OH</sub>	Output High Voltage	V <sub>DD</sub> -0.2		V	I <sub>OH</sub> =-100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min	

T13.8 25053

<sup>1.</sup> Typical conditions for the Active Current shown on the front page of the data sheet are average values at  $25^{\circ}$ C (room temperature), and  $V_{DD} = 3V$ . Not 100% tested.

<sup>2.</sup> See Figure 20

<sup>3.</sup> The  $I_{DD}$  current listed is typically less than 2mA/MHz, with OE# at  $V_{IH.}$  Typical  $V_{DD}$  is 3V.



## SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

**Data Sheet** 

#### Table 14: Recommended System Power-up Timings

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> <sup>1</sup>	Power-up to Read Operation	100	μs
T <sub>PU-WRITE</sub> <sup>1</sup>	Power-up to Program/Erase Operation	100	μs

T14.0 25053

#### **Table 15:** Capacitance (T<sub>A</sub> = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum	
C <sub>I/O</sub> <sup>1</sup>	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF	
C <sub>IN</sub> <sup>1</sup>	Input Capacitance	$V_{IN} = 0V$	6 pF	

T15.0 25053

#### Table 16: Reliability Characteristics

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub> <sup>1,2</sup>	Endurance	10,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>1</sup>	Data Retention	100	Years	JEDEC Standard A103
I <sub>LTH</sub> <sup>1</sup>	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78

T16.2 25053

- 1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
- 2. N<sub>END</sub> endurance rating is qualified as a 10,000 cycle minimum for the whole device. A sector- or block-level rating would result in a higher minimum specification.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

**Data Sheet** 

## **AC Characteristics**

**Table 17:** Read Cycle Timing Parameters - V<sub>DD</sub> = 3.0-3.6V for SST39LF401C/402C and 2.7-3.6V for SST39VF401C/402C

		SST39VF401C/402C		SST39LF401C/402C		
Symbol	Parameter	Min	Max	Min	Max	Units
T <sub>RC</sub>	Read Cycle Time	70		55		ns
T <sub>CE</sub>	Chip Enable Access Time		70		55	ns
T <sub>AA</sub>	Address Access Time		70		55	ns
T <sub>OE</sub>	Output Enable Access Time		35		30	ns
T <sub>CLZ</sub> <sup>1</sup>	CE# Low to Active Output	0		0		ns
T <sub>OLZ</sub> <sup>1</sup>	OE# Low to Active Output	0		0		ns
T <sub>CHZ</sub> <sup>1</sup>	CE# High to High-Z Output		20		15	ns
T <sub>OHZ</sub> <sup>1</sup>	OE# High to High-Z Output		20		15	ns
T <sub>OH</sub> <sup>1</sup>	Output Hold from Address Change	0		0		ns
T <sub>RP</sub> <sup>1</sup>	RST# Pulse Width	500		500		ns
T <sub>RHR</sub> <sup>1</sup>	RST# High before Read	50		50		ns
T <sub>RY</sub> <sup>1,2</sup>	RST# Pin Low to Read Mode		20		20	μs

T17.3 25053

**Table 18:** Program/Erase Cycle Timing Parameters

Symbol	Parameter	Min	Max	Units
T <sub>BP</sub>	Word-Program Time		10	μs
T <sub>AS</sub>	Address Setup Time	0		ns
T <sub>AH</sub>	Address Hold Time	30		ns
T <sub>CS</sub>	WE# and CE# Setup Time	0		ns
T <sub>CH</sub>	WE# and CE# Hold Time	0		ns
T <sub>OES</sub>	OE# High Setup Time	0		ns
T <sub>OEH</sub>	OE# High Hold Time	10		ns
T <sub>CP</sub>	CE# Pulse Width	40		ns
T <sub>WP</sub>	WE# Pulse Width	40		ns
T <sub>WPH</sub> <sup>1</sup>	WE# Pulse Width High	30		ns
T <sub>CPH</sub> <sup>1</sup>	CE# Pulse Width High	30		ns
T <sub>DS</sub>	Data Setup Time	30		ns
T <sub>DH</sub> <sup>1</sup>	Data Hold Time	0		ns
T <sub>IDA</sub> <sup>1</sup>	Software ID Access and Exit Time		150	ns
T <sub>SE</sub>	Sector-Erase		25	ms
T <sub>BE</sub>	Block-Erase		25	ms
T <sub>SCE</sub>	Chip-Erase		50	ms
T <sub>BY</sub> <sup>1,2</sup>	RY/BY# Delay Time		90	ns
T <sub>BR</sub> <sup>1</sup>	Bus Recovery Time		0	μs

T18.1 25053

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>2.</sup> This parameter applies to Sector-Erase, Block-Erase and Program operations. This parameter does not apply to Chip-Erase operations.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>2.</sup> This parameter applies to Sector-Erase, Block-Erase, and Program operations.



# 4 Mbit (x16) Multi-Purpose Flash Plus SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C




Figure 6: Read Cycle Timing Diagram




Figure 7: WE# Controlled Program Cycle Timing Diagram



## 4 Mbit (x16) Multi-Purpose Flash Plus SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C




Figure 8: CE# Controlled Program Cycle Timing Diagram




Figure 9: Data# Polling Timing Diagram

# 4 Mbit (x16) Multi-Purpose Flash Plus CHIP SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C




Figure 10: Toggle Bits Timing Diagram




Figure 11:WE# Controlled Chip-Erase Timing Diagram

SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C




Figure 12:WE# Controlled Block-Erase Timing Diagram




Figure 13:WE# Controlled Sector-Erase Timing Diagram

# 4 Mbit (x16) Multi-Purpose Flash Plus SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C




Figure 14: Software ID Entry and Read




Figure 15:CFI Query Entry and Read

## 4 Mbit (x16) Multi-Purpose Flash Plus SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C




Figure 16: Software ID Exit/CFI Exit




Figure 17:Sec ID Entry



CHIP SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

**Data Sheet** 




Figure 18:RST# Timing Diagram (When no internal operation is in progress)





Figure 19:RST# Timing Diagram (During Program or Erase operation)



AC test inputs are driven at  $V_{IHT}$  (0.9  $V_{DD}$ ) for a logic '1' and  $V_{ILT}$  (0.1  $V_{DD}$ ) for a logic '0'. Measurement reference points for inputs and outputs are  $V_{IT}$  (0.5  $V_{DD}$ ) and  $V_{OT}$  (0.5  $V_{DD}$ ). Input rise and fall times (10%  $\leftrightarrow$  90%) are <5 ns.

Note: V<sub>IT</sub> - V<sub>INPUT</sub> Test
V<sub>OT</sub> - V<sub>OUTPUT</sub> Test
V<sub>IHT</sub> - V<sub>INPUT</sub> HIGH Test
V<sub>ILT</sub> - V<sub>INPUT</sub> LOW Test

Figure 20:AC Input/Output Reference Waveforms



# 4 Mbit (x16) Multi-Purpose Flash Plus MICROCHIP SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C




Figure 21:A Test Load Example



ROCHIP SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C




Figure 22: Word-Program Algorithm



ROCHIP SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C




Figure 23: Wait Options



SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C




Figure 24: Software ID/CFI Entry Command Flowcharts



SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C




Figure 25: Software ID/CFI Exit Command Flowcharts



SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C





Figure 26: Erase Command Sequence



SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

**Data Sheet** 

## **Product Ordering Information**



<sup>1.</sup> Environmental suffix "E" denotes non-Pb solder. non-Pb solder devices are "RoHS Compliant".



SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

Data Sheet

Valid Combinations for SST39VF401C

SST39VF401C-70-4C-EKE SST39VF401C-70-4C-B3KE SST39VF401C-70-4C-MAQE SST39VF401C-70-4I-EKE SST39VF401C-70-4I-B3KE SST39VF401C-70-4I-MAQE

Valid Combinations for SST39VF402C

SST39VF402C-70-4C-EKE SST39VF402C-70-4C-MAQE SST39VF402C-70-4C-B3KE SST39VF402C-70-4I-EKE SST39VF402C-70-4I-B3KE SST39VF402C-70-4I-MAQE

Valid Combinations for SST39LF401C

SST39LF401C-55-4C-EKE SST39LF401C-55-4C-B3KE SST39LF401C-55-4C-MAQE

Valid Combinations for SST39LF402C

SST39LF402C-55-4C-EKE SST39LF402C-55-4C-B3KE SST39LF402C-55-4C-MAQE


Note: Valid combinations are those products in mass production or will be in mass production. Consult your Microchip sales representative to confirm availability of valid combinations and to determine availability of new combinations.



# 4 Mbit (x16) Multi-Purpose Flash Plus SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

**Data Sheet** 

## **Packaging Diagrams**



**Figure 27:**48-lead Thin Small Outline Package (TSOP) 12mm x 20mm Package Code: EK




# 4 Mbit (x16) Multi-Purpose Flash Plus SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

**Data Sheet** 

### 48-Lead Thin Fine-Pitch Ball Grid Array (B3KE/F) - 6x8 mm Body [TFBGA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



48-tfbga-B3K-6x8-450mic-5

#### Note:

- 1. Complies with JEDEC Publication 95, MO-210, variant 'AB-1', although some dimensions may be more stringent.
- 2. All linear dimensions are in millimeters.
- 3. Coplanarity: 0.12 mm
- 4. Ball opening size is 0.38 mm (± 0.05 mm)

Microchip Technology Drawing C04-14035A Sheet 1 of 1

**Figure 28:**48-ball Thin-profile, Fine-pitch Ball Grid Array (TFBGA) 6mm x 8mm Package Code: B3K




SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

**Data Sheet** 

#### 48-Lead Very, Very Thin Find-Pitch Ball Grid Array (MAQE/F) - 4x6 mm Body [WFBGA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



48-wfbga-MAQ-4x6-32mic-2.0

#### Note:

- Complies with JEDEC Publication 95, MO-207, Variant CB-4 except nominal ball size is larger and bottom side A1 indicator is triangle at corner.
- 2. All linear dimensions are in millimeters.
- 3. Coplanarity: 0.08 mm
- 4. Ball opening size is 0.29 mm (± 0.05 mm)

Microchip Technology Drawing C04-14039A Sheet 1 of 1

**Figure 29:**48-ball Very, Very Thin-profile, Fine-pitch Ball Grid Array (WFBGA) 4mm x 6mm Package Code: MAQ



SST39VF401C/SST39VF402C/SST39LF401C/SST39LF402C

**Data Sheet** 

Table 19: Revision History

Number		Description	Date
Α	•	Initial release	Oct 2011
В	Updated product description on page 1 and 2 to correct a typo		Apr 2014
	Clarified the voltage information on page 1.		
	•	Updated package drawing to the new format in "Packaging Diagrams" on page 35	

ISBN:978-1-63276-111-8

© 2014 Microchip Technology Inc.

SST, Silicon Storage Technology, the SST logo, SuperFlash, and MTP are registered trademarks of Microchip Technology, Inc. MPF, SQI, Serial Quad I/O, and Z-Scale are trademarks of Microchip Technology, Inc. All other trademarks and registered trademarks mentioned herein are the property of their respective owners.

Specifications are subject to change without notice. Refer to www.microchip.com for the most recent documentation. For the most current package drawings, please see the Packaging Specification located at http://www.microchip.com/packaging.

Memory sizes denote raw storage capacity; actual usable capacity may be less.

Microchip makes no warranty for the use of its products other than those expressly contained in the Standard Terms and Conditions of Sale.

For sales office locations and information, please see www.microchip.com.

www.microchip.com