

USB7216

6-Port USB 3.1 Gen 2 Type-C® Controller Hub

Highlights

- 6-Port USB Smart Hub with:
 - Native USB Gen 2 Type-C[®] support on downstream port 1
 - Three Standard USB 3.1 Gen 2 downstream ports
 - Two Standard USB 2.0 downstream ports
 - Internal Hub Feature Controller device which enables:
 - USB to I²C/SPI/I²S/GPIO bridge endpoint support
 - USB to internal hub register write and read
- USB Link Power Management (LPM) support
- USB-IF Battery Charger revision 1.2 support on downstream ports (DCP, CDP, SDP)
- Enhanced OEM configuration options available through either OTP or SPI ROM
- Available in 100-pin (12mm x 12mm) VQFN RoHS compliant package
- Commercial and industrial grade temperature support

Target Applications

- Standalone USB Hubs
- Laptop Docks
- PC Motherboards
- PC Monitor Docks
- Multi-function USB 3.1 Gen 2 Peripherals

Key Benefits

- USB 3.1 Gen 2 compliant 10 Gbps, 5 Gbps, 480 Mbps, 12 Mbps, and 1.5Mbps operation
 - 5V tolerant USB 2.0 pins
 - 1.21V tolerant USB 3.1 Gen 2 pins
 - Integrated termination and pull-up/down resistors
- Native USB Type-C Support
 - Type-C CC Pin with integrated Rp and Rd resistors
 - Integrated multiplexer on USB Type-C enabled ports. USB 3.1 Gen 2 PHYs are disabled until a valid Type-C attach is detected, saving idle power.
 - Control for external VCONN supply
 - * USB Type-C $^{\otimes}$ and USB-C $^{\otimes}$ are trademarks of USB Implementers Forum.

- Supports battery charging of most popular battery powered devices on all ports
 - USB-IF Battery Charging rev. 1.2 support (DCP, CDP, SDP)
 - Apple[®] portable product charger emulation
 - Chinese YD/T 1591-2006/2009 charger emulation
 - European Union universal mobile charger support
 - Supports additional portable devices
- On-chip Microcontroller
 - manages I/Os, VBUS, and other signals
- 96kB RAM, 256kB ROM
- 8kB One-Time-Programmable (OTP) ROM
 - Includes on-chip charge pump
- Configuration programming via OTP ROM, SPI external memory, or SMBus
- FlexConnect
 - The roles of the upstream and all downstream ports are reversible on command

Multi-Host Endpoint Reflector

- Integrated host-controller endpoint reflector via CDC/NCM device class for automotive applications
- USB Bridging
 - USB to I²C, SPI, I²S, and GPIO
- PortSwap
 - Configurable USB 2.0 differential pair signal swap
- PHYBoost
 - Programmable USB transceiver drive strength for recovering signal integrity
- VariSense
 - Programmable USB receive sensitivity
- USB Power Delivery Billboard Device Support
 - Internal port can enumerate as a Power Delivery Billboard device to communicate Power Delivery Alternate Mode negotiation failure cases to host
- Compatible with Microsoft Windows 10, 8, 7, XP, Apple OS X 10.4+, and Linux hub drivers
- Optimized for low-power operation and low thermal dissipation
- 100-pin VQFN package (12mm x 12mm)

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 PREFACE

1.1 General Terms

TABLE 1-1: GENERAL TERMS

Term	Description	
ADC	Analog-to-Digital Converter	
Byte	8 bits	
CDC	Communication Device Class	
CSR	Control and Status Registers	
DFP	Downstream Facing Port	
DWORD	32 bits	
EOP	End of Packet	
EP	Endpoint	
FIFO	First In First Out buffer	
FS	Full-Speed	
FSM	Finite State Machine	
GPIO	General Purpose I/O	
HS	Hi-Speed	
HSOS	High Speed Over Sampling	
Hub Feature Controller	The Hub Feature Controller, sometimes called a Hub Controller for short is the internal processor used to enable the unique features of the USB Controller Hub. This is not to be confused with the USB Hub Controller that is used to communicate the hub status back to the Host during a USB session.	
l ² C	Inter-Integrated Circuit	
LS	Low-Speed	
lsb	Least Significant Bit	
LSB	Least Significant Byte	
msb	Most Significant Bit	
MSB	Most Significant Byte	
N/A	Not Applicable	
NC	No Connect	
OTP	One Time Programmable	
РСВ	Printed Circuit Board	
PCS	Physical Coding Sublayer	
PHY	Physical Layer	
PLL	Phase Lock Loop	
RESERVED	Refers to a reserved bit field or address. Unless otherwise noted, reserved bits must always be zero for write operations. Unless otherwise noted, values are not guaran- teed when reading reserved bits. Unless otherwise noted, do not read or write to reserved addresses.	
SDK	Software Development Kit	
SMBus	System Management Bus	
UFP	Upstream Facing Port	
UUID	Universally Unique IDentifier	
WORD	16 bits	

^{© 2018-2019} Microchip Technology Inc.

1.2 Buffer Types

TABLE 1-2: BUFFER TYPES

Buffer Type	Description
1	Input.
IS	Input with Schmitt trigger.
O12	Output buffer with 12 mA sink and 12 mA source.
OD12	Open-drain output with 12 mA sink
PU	50 μA (typical) internal pull-up. Unless otherwise noted in the pin description, internal pull-ups are always enabled.
	Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled high, an external resistor must be added.
PD	50 μA (typical) internal pull-down. Unless otherwise noted in the pin description, internal pull-downs are always enabled.
	Internal pull-down resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled low, an external resistor must be added.
ICLK	Crystal oscillator input pin
OCLK	Crystal oscillator output pin
I/O-U	Analog input/output defined in USB specification.
I-R	RBIAS.
A	Analog.
Р	Power pin.

1.3 Reference Documents

- 1. Universal Serial Bus Revision 3.1 Specification, http://www.usb.org
- 2. Battery Charging Specification, Revision 1.2, Dec. 07, 2010, http://www.usb.org
- 3. ²C-Bus Specification, Version 1.1, <u>http://www.nxp.com/documents/user_manual/UM10204.pdf</u>
- 4. ²S-Bus Specification, <u>https://www.sparkfun.com/datasheets/BreakoutBoards/I2SBUS.pdf</u>
- 5. System Management Bus Specification, Version 1.0, http://smbus.org/specs

Note: Additional USB7216 resources can be found on the Microchip USB7216 product page at www.microchip.com/USB7216.

2.0 INTRODUCTION

2.1 General Description

The Microchip USB7216 hub is a low-power, OEM configurable, USB 3.1 Gen 2 hub controller with 6 downstream ports and advanced features for embedded USB applications. The USB7216 is fully compliant with the Universal Serial Bus Revision 3.1 Specification and USB 2.0 Link Power Management Addendum. The USB7216 supports 10 Gbps Super-Speed+ (SS+), 5 Gbps SuperSpeed (SS), 480 Mbps Hi-Speed (HS), 12 Mbps Full-Speed (FS), and 1.5 Mbps Low-Speed (LS) USB downstream devices on four standard USB 3.1 Gen 2 downstream ports and only legacy speeds (HS/FS/LS) on two standard USB 2.0 downstream ports.

The USB7216 is a standard USB 3.1 Gen 2 hub that supports native basic Type-C with integrated CC logic on downstream port 1. The downstream Type-C port includes an internal USB 3.1 Gen 2 multiplexer; no external multiplexer is required for Type-C support.

The USB7216 supports the legacy USB speeds (HS/FS/LS) through a dedicated USB 2.0 hub controller that is the culmination of seven generations of Microchip hub feature controller design and experience with proven reliability, interoperability, and device compatibility. The SuperSpeed hub controller operates in parallel with the USB 2.0 controller, decoupling the 10/5 Gbps SS+/SS data transfers from bottlenecks due to the slower USB 2.0 traffic.

The USB7216 enables OEMs to configure their system using "Configuration Straps." These straps simplify the configuration process assigning default values to USB 3.1 Gen 2 ports and GPIOs. OEMs can disable ports, enable battery charging and define GPIO functions as default assignments on power up removing the need for OTP or external SPI ROM.

The USB7216 supports downstream battery charging. The USB7216 integrated battery charger detection circuitry supports the USB-IF Battery Charging (BC1.2) detection method and most Apple devices. The USB7216 provides the battery charging handshake and supports the following USB-IF BC1.2 charging profiles:

- DCP: Dedicated Charging Port (Power brick with no data)
- CDP: Charging Downstream Port (1.5A with data)
- SDP: Standard Downstream Port (0.5A[USB 2.0]/0.9A[USB 3.1] with data)

Additionally, the USB7216 includes many powerful and unique features such as:


The Hub Feature Controller, an internal USB device dedicated for use as a USB to I²C/SPI/GPIO interface that allows external circuits or devices to be monitored, controlled, or configured via the USB interface.

Multi-Host Endpoint Reflector, which provides unique USB functionality whereby USB data can be "mirrored" between two USB hosts (Multi-Host) in order to perform a single USB transaction. This capability is fully covered by Microchip intellectual property (U.S. Pat. Nos. 7,523,243 and 7,627,708) and is instrumental in enabling Apple CarPlay[™], where the Apple iPhone[®] becomes a USB Host.

FlexConnect, which provides flexible connectivity options. One of the USB7216's downstream ports can be reconfigured to become the upstream port, allowing master capable devices to control other devices on the hub.

PortSwap, which adds per-port programmability to USB differential-pair pin locations. PortSwap allows direct alignment of USB signals (D+/D-) to connectors to avoid uneven trace length or crossing of the USB differential signals on the PCB.

PHYBoost, which provides programmable levels of Hi-Speed USB signal drive strength in the downstream port transceivers. PHYBoost attempts to restore USB signal integrity in a compromised system environment. The graphic on the right shows an example of Hi-Speed USB eye diagrams before and after PHYBoost signal integrity restoration. in a compromised system environment.



VariSense, which controls the Hi-Speed USB receiver sensitivity enabling programmable levels of USB signal receive sensitivity. This capability allows operation in a sub-optimal system environment, such as when a captive USB cable is used.

Port Split, which allows for the USB 3.1 Gen 2 and USB 2.0 portions of downstream ports 2, 3, and 4 in Configuration 1 and downstream port 4 (only) in Configuration 2 to operate independently and enumerate two separate devices in parallel in special applications.


USB Power Delivery Billboard Device, which allows an internal device to enumerate as a Billboard class device when a Power Delivery Alternate Mode negotiation has failed. The Billboard device will enumerate temporarily to the host PC when a failure occurs, as indicated by a digital signal from an external Power Delivery controller.

^{© 2018-2019} Microchip Technology Inc.

The USB7216 can be configured for operation through internal default settings. Custom OEM configurations are supported through external SPI ROM or OTP ROM. All port control signal pins are under firmware control in order to allow for maximum operational flexibility and are available as GPIOs for customer specific use.

The USB7216 is available in commercial (0°C to +70°C) and industrial (-40°C to +85°C) temperature range. An internal block diagram of the USB7216 in an upstream Type-B application is shown in Figure 2-1.






3.0 PIN DESCRIPTIONS

3.1 Pin Assignments





Note: Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor when connected to a load.

^{© 2018-2019} Microchip Technology Inc.

Pin Num	Pin Name	Pin Num	Pin Name
1	RESET_N	51	PF10
2	PF30/VBUS_DET	52	PF11
3	PF31	53	VDD33
4	DP1_VBUS_MON	54	PF12
5	USB2DN_DP1/PRT_DIS_P1	55	VCORE
6	USB2DN_DM1/PRT_DIS_M1	56	PF13
7	USB3DN_TXDP1A	57	PF14
8	USB3DN_TXDM1A	58	PF15
9	VCORE	59	PF16
10	USB3DN_RXDP1A	60	PF17
10	USB3DN_RXDM1A	61	PF18
12	DP1_CC1	62	VDD33
12	DP1_CC2	63	TEST1
13	_	64	
	USB2DN_DP5/ <u>PRT_DIS_P5</u>		TEST2
15	USB2DN_DM5/ <u>PRT_DIS_M5</u>	65	TEST3
16	USB3DN_TXDP1B	66	PF19
17	USB3DN_TXDM1B	67	VDD33
18	VCORE	68	SPI_CLK/PF21
19	USB3DN_RXDP1B	69	SPI_CE_N/ <u>CFG_NON_REM</u> /PF20
20	USB3DN_RXDM1B	70	SPI_D0/ <u>CFG_BC_EN</u> /PF22
21	<u>CFG_STRAP1</u>	71	SPI_D1/PF23
22	CFG_STRAP2	72	SPI_D2/PF24
23	<u>CFG_STRAP3</u>	73	SPI_D3/PF25
24	TESTEN	74	PF29
25	VCORE	75	PF26
26	VDD33	76	PF27
27	USB2DN_DP2/PRT_DIS_P2	77	PF28
28	USB2DN_DM2/PRT DIS M2	78	VCORE
29	USB3DN_TXDP2	79	VDD33
30	USB3DN_TXDM2	80	VBUS_MON_UP
31	VCORE	81	USB2DN_DP4/PRT_DIS_P4
32	USB3DN_RXDP2	82	USB2DN_DM4/PRT_DIS_M4
33	USB3DN_RXDM2	83	USB3DN_TXDP4
34	USB2DN_DP3/ <u>PRT_DIS_P3</u>	84	USB3DN_TXDM4
35	USB2DN_DM3/PRT_DIS_M3	85	VCORE
36	USB3DN_TXDP3	86	USB3DN_RXDP4
37	USB3DN_TXDM3	87	USB3DN_RXDM4
38	VCORE	88	VDD33
39	USB3DN_RXDP3	89	USB2UP_DP
40	USB3DN_RXDM3	90	USB2UP_DM
40	USB2DN_DM6/ <u>PRT_DIS_M6</u>	90	USB20F_DM USB3UP_TXDP
41	USB2DN_DP6/ <u>PRT_DIS_P6</u>	91	USB3UP_TXDM
43	VDD33	93	VCORE
44	PF3	94	USB3UP_RXDP
45	PF4	95	USB3UP_RXDM
46	PF5	96	ATEST
47	PF6	97	XTALO
48	PF7	98	XTALI/CLK_IN
49	PF8	99	VDD33
50	PF9	100	RBIAS

3.2 Pin Descriptions

This section contains descriptions of the various USB7216 pins. The "_N" symbol in the signal name indicates that the active, or asserted, state occurs when the signal is at a low voltage level. For example, **RESET_N** indicates that the reset signal is active low. When "_N" is not present after the signal name, the signal is asserted when at the high voltage level.

The terms assertion and negation are used exclusively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signal. The term assert, or assertion, indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation, indicates that a signal is inactive.

Buffer type definitions are detailed in Section 1.2, Buffer Types.

Name	Symbol	Buffer Type	Description		
	USB 3.1 Gen 2 Interfaces				
Upstream USB 3.1 Gen 2 TX D+	USB3UP_TXDP	I/O-U	Upstream USB 3.1 Gen 2 Transmit Data Plus.		
Upstream USB 3.1 Gen 2 TX D-	USB3UP_TXDM	I/O-U	Upstream USB 3.1 Gen 2 Transmit Data Minus.		
Upstream USB 3.1 Gen 2 RX D+	USB3UP_RXDP	I/O-U	Upstream USB 3.1 Gen 2 Receive Data Plus.		
Upstream USB 3.1 Gen 2 RX D-	USB3UP_RXDM	I/O-U	Upstream USB 3.1 Gen 2 Receive Data Minus.		
Downstream Port 1 USB 3.1 Gen 2 TX D+ Orientation A	USB3DN_TXDP1A	I/O-U	Downstream USB Type-C [®] "Orientation A" Super- Speed+ Transmit Data Plus, port 1.		
Downstream Port 1 USB 3.1 Gen 2 TX D- Ori- entation A	USB3DN_TXDM1A	I/O-U	Downstream USB Type-C "Orientation A" SuperSpeed+ Transmit Data Minus, port 1.		
Downstream Port 1 USB 3.1 Gen 2 RX D+ Orientation A	USB3DN_RXDP1A	I/O-U	Downstream USB Type-C "Orientation A" SuperSpeed+ Receive Data Plus, port 1.		
Downstream Port 1 USB 3.1 Gen 2 RX D- Orientation A	USB3DN_RXDM1A	I/O-U	Downstream USB Type-C "Orientation A" SuperSpeed+ Receive Data Minus, port 1.		
Downstream Port 1 USB 3.1 Gen 2 TX D+ Orientation B	USB3DN_TXDP1B	I/O-U	Downstream USB Type-C "Orientation B" SuperSpeed+ Transmit Data Plus, port 1.		
Downstream Port 1 USB 3.1 Gen 2 TX D- Orientation B	USB3DN_TXDM1B	I/O-U	Downstream USB Type-C "Orientation B" SuperSpeed+ Transmit Data Minus, port 1.		

TABLE 3-1:PIN DESCRIPTIONS

^{© 2018-2019} Microchip Technology Inc.

Name	Symbol	Buffer Type	Description		
Downstream Port 1 USB 3.1 Gen 2 RX D+ Orientation B	USB3DN_RXDP1B	I/O-U	Downstream USB Type-C "Orientation B" SuperSpeed+ Receive Data Plus, port 1.		
Downstream Port 1 USB 3.1 Gen 2 RX D- Orientation B	USB3DN_RXDM1B	I/O-U	Downstream USB Type-C "Orientation B" SuperSpeed+ Receive Data Minus, port 1.		
Downstream Ports 2-4 USB 3.1 Gen 2 TX D+	USB3DN_TXDP[2:4]	I/O-U	Downstream SuperSpeed+ Transmit Data Plus, ports 2 through 4.		
Downstream Ports 2-4 USB 3.1 Gen 2 TX D-	USB3DN_TXDM[2:4]	I/O-U	Downstream SuperSpeed+ Transmit Data Minus, ports 2 through 4.		
Downstream Ports 2-4 USB 3.1 Gen 2 RX D+	USB3DN_RXDP[2:4]	I/O-U	Downstream SuperSpeed+ Receive Data Plus, ports 2 through 4.		
Downstream Ports 2-4 USB 3.1 Gen 2 RX D-	USB3DN_RXDM[2:4]	I/O-U	Downstream SuperSpeed+ Receive Data Minus, ports 2 through 4.		
	USB 2.0 Interfaces				
Upstream USB 2.0 D+	USB2UP_DP	I/O-U	Upstream USB 2.0 Data Plus (D+).		
Upstream USB 2.0 D-	USB2UP_DM	I/O-U	Upstream USB 2.0 Data Minus (D-).		
Downstream Ports 1-6 USB 2.0 D+	USB2DN_DP[1:6]	I/O-U	Downstream USB 2.0 Ports 1-6 Data Plus (D+).		
Downstream Ports 1-6 USB 2.0 D-	USB2DN_DM[1:6]	I/O-U	Downstream USB 2.0 Ports 1-6 Data Minus (D-)		

Name	Symbol	Buffer Type	Description	
VBUS Detect	VBUS_DET	IS	This signal detects the state of the upstream bus power.	
			Externally, VBUS can be as high as 5.25 V, which can be damaging to this pin. The amplitude of VBUS must be reduced by a voltage divider. The recommended volt- age divider is shown below. \triangle VBUS_UP	
			$\downarrow \qquad \qquad$	
			For self-powered applications with a permanently attached host, this pin must be connected to either 3.3 V or 5.0 V through a resistor divider to provide 3.3 V.	
			In embedded applications, VBUS_DET may be con- trolled (toggled) when the host desires to renegotiate a connection without requiring a full reset of the device.	
SPI Interface				
SPI Clock	SPI_CLK	I/O-U	SPI clock. If the SPI interface is enabled, this pin must be driven low during reset.	
SPI Data 3-0	SPI_D[3:0]	I/O-U	SPI Data 3-0. If the SPI interface is enabled, these signals function as Data 3 through 0.	
SPI Chip Enable	SPI_CE_N	I/O12	Active low SPI chip enable input. If the SPI interface is enabled, this pin must be driven high in powerdown states.	
	USE	З Туре-С Со	nnector Control	
Downstream Port 1 Type-C Voltage Monitor	DP1_VBUS_MON	I/O12	Used to detect Type-C VBUS vSafe5V and vSafe0V states on Port 1. Externally, VBUS can be as high as 5.25 V, which can be damaging to this pin. The amplitude of VBUS must be reduced by a voltage divider. The recommended voltage divider is shown below.	
			A VBUS_UP ↓ VBUS_UP ↓ VBUS_MON ↓ 43K ↓ 56 ↓ 67 ↓ 7 ↓ 7 ↓ 7 ↓ 7 ↓ 7 ↓ 7 ↓ 7 ↓	
Downstream Port 1 Type-C CC1	DP1_CC1	I/O12	Used for Type-C attach and orientation detection on Port 1. Includes configurable Rp/Ra selection. Connect this pin directly to the CC1 pin of the respective Type-C con- nector.	
Downstream Port 1 Type-C CC2	DP1_CC2	I/O12	Used for Type-C attach and orientation detection on Port 1. Includes configurable Rp/Ra selection. Connect this pin directly to the CC2 pin of the respective Type-C con- nector.	

^{© 2018-2019} Microchip Technology Inc.

Name	Symbol	Buffer Type	Description		
Upstream Type-C Voltage Monitor	VBUS_MON_UP	I/O12	Used to detect Type-C VBUS vSafe5V and vSafe0V states on the upstream port. Externally, VBUS can be as high as 5.25 V, which can be damaging to this pin. The amplitude of VBUS must be reduced by a voltage divider. The recommended voltage divider is shown below.		
	Miscellaneous				
Programmable Function Pins	PF[31:3]	I/O12	Programmable function pins.		
Test 1	TEST1	А	Test 1 pin.		
			This signal is used for test purposes and must always be pulled-up to 3.3V via a 10 $k\Omega$ resistor.		
Test 2	TEST2	А	Test 2 pin.		
			This signal is used for test purposes and must always be pulled-up to 3.3V via a 10 $k\Omega$ resistor.		
Test 3	TEST3	А	Test 3 pin.		
			This signal is used for test purposes and must always be pulled-up to 3.3V via a 10 $k\Omega$ resistor.		
Reset Input	RESET_N	IS	This active low signal is used by the system to reset the device.		
Bias Resistor	RBIAS	I-R	A 12.0 k $\Omega \pm 1.0\%$ resistor is attached from ground to this pin to set the transceiver's internal bias settings. Place the resistor as close the device as possible with a dedi- cated, low impedance connection to the ground plane.		
Test	TESTEN	I/O12	Test pin.		
			This signal is used for test purposes and must always be connected to ground.		

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)	TABLE 3-1:	PIN DESCRIPTIONS (CONTINUED)
---	------------	------------------------------

Name	Symbol	Buffer Type	Description
Analog Test	ATEST	A	Analog test pin.
			This signal is used for test purposes and must always be left unconnected.
External 25 MHz Crystal Input	XTALI	ICLK	External 25 MHz crystal input
External 25 MHz Reference Clock	CLK_IN	ICLK	External reference clock input.
Input			The device may alternatively be driven by a single- ended clock oscillator. When this method is used, XTALO should be left unconnected.
External 25 MHz Crystal Output	XTALO	OCLK	External 25 MHz crystal output
		Configurat	tion Straps
Port 6-1 D+ Disable Configuration Strap	<u>PRT DIS P[6:1]</u>	I	Port 6-1 D+ Disable Configuration Strap. These configuration straps are used in conjunction with the corresponding <u>PRT DIS M[6:1]</u> straps to disable the related port (6-1). See Note 3-1.
			Both USB data pins for the corresponding port must be tied to 3.3V to disable the associated downstream port.
Port 6-1 D- Disable Configuration Strap	<u>PRT DIS M[6:1]</u>	I	Port 6-1 D- Disable Configuration Strap. These configuration straps are used in conjunction with the corresponding <u>PRT DIS P[6:1]</u> straps to disable the related port (6-1). See Note 3-1. Both USB data pins for the corresponding port must be tied to 3.3V to disable the associated downstream port.
Non-Removable Ports Configuration	CFG NON REM	I	Non-Removable Ports Configuration Strap. This configuration strap controls the number of reported
Strap			non-removable ports. See Note 3-1.
Battery Charging Configuration	<u>CFG BC EN</u>	I/O12	Battery Charging Configuration Strap.
Strap			This configuration strap controls the number of BC 1.2 enabled downstream ports. See Note 3-1.
Device Mode Configuration Straps 3-1	CFG STRAP[3:1]	Ι	Device Mode Configuration Straps 3-1. These configuration straps are used to select the device's mode of operation. See Note 3-1.
		Power/	Ground
+3.3V I/O Power Supply Input	VDD33	Р	+3.3 V power and internal regulator input.

 $\ensuremath{\textcircled{\sc c}}$ 2018-2019 Microchip Technology Inc.

Name	Symbol	Buffer Type	Description
Digital Core Power Supply Input	VCORE	Р	Digital core power supply input.
Ground	VSS	Р	Common ground. This exposed pad must be connected to the ground plane with a via array.

Note 3-1 Configuration strap values are latched on Power-On Reset (POR) and the rising edge of **RESET_N** (external chip reset). Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor when connected to a load. For additional information, refer to Section 3.3, Configuration Straps and Programmable Functions.

3.3 Configuration Straps and Programmable Functions

Configuration straps are multi-function pins that are used during Power-On Reset (POR) or external chip reset (**RESET_N**) to determine the default configuration of a particular feature. The state of the signal is latched following deassertion of the reset. Configuration straps are identified by an underlined symbol name. This section details the various device configuration straps and associated programmable pin functions.

Note: The system designer must guarantee that configuration straps meet the timing requirements. If configuration straps are not at the correct voltage level prior to being latched, the device may capture incorrect strap values. Refer to the data sheet.

3.3.1 PORT DISABLE CONFIGURATION (PRT DIS P[6:1] / PRT DIS M[6:1])

The PRT DIS P[6:1] / PRT DIS M[6:1] configuration straps are used in conjunction to disable the related port (6-1)

For <u>**PRT DIS P**x</u> (where x is the corresponding port 6-1):

0 = Port x D+ Enabled

1 = Port x D+ Disabled

For <u>**PRT DIS M**x</u> (where x is the corresponding port 6-1):

0 = Port x D- Enabled

1 = Port *x* D- Disabled

Note: Both <u>**PRT DIS P**</u>*x* and <u>**PRT DIS M**</u>*x* (where *x* is the corresponding port) must be tied to 3.3 V to disable the associated downstream port. Disabling the USB 2.0 port will also disable the corresponding USB 3.0 port.

3.3.2 NON-REMOVABLE PORT CONFIGURATION (CFG NON REM)

The <u>CFG NON REM</u> configuration strap is used to configure the non-removable port settings of the device to one of six settings. These modes are selected by the configuration of an external resistor on the <u>CFG NON REM</u> pin. The resistor options are a 200 k Ω pull-down, 200 k Ω pull-up, 10 k Ω pull-down, 10 k Ω pull-up, 10 Ω pull-down, and 10 Ω pull-up, as shown in Table 3-2.

TABLE 3-2:	CFG NON REM RESISTOR ENCODING
------------	-------------------------------

CFG NON REM Resistor Value	Setting
200 kΩ Pull-Down	All ports removable
200 kΩ Pull-Up	Port 1 non-removable
10 kΩ Pull-Down	Ports 1, 2 non-removable
10 kΩ Pull-Up	Ports 1, 2, 3 non-removable
10 Ω Pull-Down	Ports 1, 2, 3, 4 non-removable
10 Ω Pull-Up	Ports 1, 2, 3, 4, 5, 6 non-removable

3.3.3 BATTERY CHARGING CONFIGURATION (CFG BC EN)

The <u>CFG BC EN</u> configuration strap is used to configure the battery charging port settings of the device to one of six settings. These modes are selected by the configuration of an external resistor on the <u>CFG BC EN</u> pin. The resistor options are a 200 k Ω pull-down, 200 k Ω pull-up, 10 k Ω pull-down, 10 k Ω pull-up, 10 Ω pull-down, and 10 Ω pull-up, as shown in Table 3-3.

TABLE 3-3: CFG B	EN RESISTOR ENCODING
------------------	----------------------

CFG BC EN Resistor Value	Setting			
200 kΩ Pull-Down	Battery charging not enable on any port			
200 kΩ Pull-Up	BC1.2 DCP and CDP battery charging enabled on Port 1			
10 kΩ Pull-Down	3C1.2 DCP and CDP battery charging enabled on Ports 1, 2			
10 kΩ Pull-Up	BC1.2 DCP and CDP battery charging enabled on Ports 1, 2, 3			
10 Ω Pull-Down	BC1.2 DCP and CDP battery charging enabled on Ports 1, 2, 3, 4			
10 Ω Pull-Up	BC1.2 DCP and CDP battery charging enabled on Ports 1, 2, 3, 4, 5, 6			

3.3.4 PF[31:3] CONFIGURATION (CFG STRAP[2:1])

The USB7216 provides 29 programmable function pins (**PF**[31:3]). These pins can be configured to 2 predefined configuration via the <u>CFG STRAP[2:1]</u> pins. These configurations are selected via external resistors on the <u>CFG STRAP[2:1]</u> pins, as detailed in Table 3-4. Resistor values and combinations not detailed in Table 3-4 are reserved and should not be used.

Note: <u>CFG_STRAP3</u> is not used and must be pulled-down to ground via a 200 k Ω resistor.

TABLE 3-4:CFG_STRAP[2:1] RESISTOR ENCODING

Mode	<u>CFG_STRAP2</u> Resistor Value	<u>CFG_STRAP1</u> Resistor Value
Configuration 1	200 kΩ Pull-Down	200 kΩ Pull-Down
Configuration 2	200 kΩ Pull-Down	200 kΩ Pull-Up

A summary of the configuration pin assignments for each of the 2 configurations is provided in Table 3-5. For details on behavior of each programmable function, refer to Table 3-6.

^{© 2018-2019} Microchip Technology Inc.

Pin	Configuration 1 (SMBus/l ² C)	Configuration 2 (I ² S)				
PF3	DP1_VCONN2	DP1_VCONN2				
PF4	DP1_VCONN1	DP1_VCONN1				
PF5	DP1_DISCHARGE	DP1_DISCHARGE				
PF6	GPIO70	GPIO70				
PF7	GPIO71	MIC_DET				
PF8	GPIO72	GPIO72				
PF9	GPIO73	GPIO73				
PF10	PRT_CTL2_U3	I2S_SDI				
PF11	PRT_CTL3_U3	I2S_MCLK				
PF12	PRT_CTL4_U3	PRT_CTL4_U3				
PF13	PRT_CTL4	PRT_CTL4				
PF14	PRT_CTL3	PRT_CTL3				
PF15	PRT_CTL2	PRT_CTL2				
PF16	PRT_CTL5	PRT_CTL5				
PF17	PRT_CTL1	PRT_CTL1				
PF18	ALERT0	ALERT0				
PF19	-	I2S_SDO				
PF20	SPI_CE_N	SPI_CE_N				
PF21	SPI_CLK	SPI_CLK				
PF22	SPI_D0	SPI_D0				
PF23	SPI_D1	SPI_D1				
PF24	SPI_D2	SPI_D2				
PF25	SPI_D3	SPI_D3				
PF26	SLV_I2C_CLK	I2S_SCK				
PF27	SLV_I2C_DATA	PRT_CTL6				
PF28	PRT_CTL6	I2S_LRCK				
PF29	GPIO93	GPIO93				
PF30	MSTR_I2C_CLK	MSTR_I2C_CLK				
PF31	MSTR_I2C_DATA	MSTR_I2C_DATA				

TABLE 3-5: PF[31:3] FUNCTION ASSIGNMENT

Note: The default **PF***x* pin functions can be overridden with additional configuration by modification of the pin mux registers. These changes can be made during the SMBus configuration stage, by programming to OTP memory, or during runtime (after hub has attached and enumerated) by register writes via the SMBus slave interface or USB commands to the internal Hub Feature Controller Device.

Function	Buffer Type	Description						
Master SMBus/I ² C Interface								
MSTR_I2C_CLK	I/O12	Bridging Master SMBus/I ² C controller clock (SMBus/I ² C controller 1)						
MSTR_I2C_DATA	I/O12	Bridging Master SMBus/I ² C controller data (SMBus/I ² C controller 1)						
		Slave SMBus/I ² C Interface						
SLV_I2C_CLK	I/O12	Slave SMBus/I ² C controller clock (SMBus/I ² C controller 2)						
SLV_I2C_DATA	I/O12	Slave SMBus/I ² C controller data (SMBus/I ² C controller 2)						
		SPI Interface						
SPI_CLK	I/O-U	SPI clock. If the SPI interface is enabled, this pin must be driven low during reset.						
SPI_D[3:0]	I/O-U	SPI Data 3-0. If the SPI interface is enabled, these signals function as Data 3 through 0.						
SPI_CE_N	I/O12	Active low SPI chip enable input. If the SPI interface is enabled, this pin must be driven high in powerdown states.						
	I ² S Interface							
I2S_SDI	I	I ² S Serial Data In						
I2S_SDO	O12	I ² S Serial Data Out						
I2S_SCK	O12	I ² S Continuous Serial Clock						
I2S_LRCK	O12	I ² S Word Select / Left-Right Clock						
I2S_MCLK	O12	I ² S Master Clock						
MIC_DET	I	I ² S Microphone Plug Detect						
		0 = No microphone plugged into the audio jack 1 = Microphone plugged into the audio jack						
		Miscellaneous						
ALERT0	I	Alert 0						
		Interrupt input for connection to the local companion (UPD360/UPD350) power delivery controller's IRQ# signal.						
DP1_VCONN1	I/O12	Port 1 VCONN1 enable						
DP1_VCONN2	I/O12	Port 1 VCONN2 enable						
DP1_DISCHARGE	I/O12	Port 1 DISCHARGE enable						

 $[\]ensuremath{\textcircled{\sc c}}$ 2018-2019 Microchip Technology Inc.

TABLE 3-6: PROGRAMMABLE FUNCTIONS DESCRIPTIONS (CONTINUED)

	D	_					
Function	Buffer Type	Description					
PRT_CTL6	I/O12 (PU)	Port 6 power enable / overcurrent sense					
	(-)	When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 6.					
		This pin will change to an output and be driven low when the port is dis- abled by configuration or by the host control.					
		Note: This signal controls both the USB 2.0 and USB 3.1 portions of the port.					
PRT_CTL5	I/O12 (PU)	Port 5 power enable / overcurrent sense					
	(-)	When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 5.					
		This pin will change to an output and be driven low when the port is dis- abled by configuration or by the host control.					
		Note: This signal controls both the USB 2.0 and USB 3.1 portions of the port.					
PRT_CTL4	I/O12 (PU)	Port 4 power enable / overcurrent sense					
	(10)	When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 4.					
		This pin will change to an output and be driven low when the port is dis- abled by configuration or by the host control.					
		Note: When PortSplit is disabled, this signal controls both the USB 2.0 and USB 3.1 portions of the port. When PortSplit is enabled, this signal controls the USB 2.0 portion of the port only.					
PRT_CTL3	I/O12 (PU)	Port 3 power enable / overcurrent sense					
		When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 3.					
		This pin will change to an output and be driven low when the port is dis- abled by configuration or by the host control.					
		Note: When PortSplit is disabled, this signal controls both the USB 2.0 and USB 3.1 portions of the port. When PortSplit is enabled, this signal controls the USB 2.0 portion of the port only.					

TABLE 3-6: PROGRAMMABLE FUNCTIONS DESCRIPTIONS (CONTINUED)

Function	Buffer Type	Description		
PRT_CTL2	I/O12 (PU)	Port 2 power enable / overcurrent sense		
	(10)	When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 2.		
		This pin will change to an output and be driven low when the port is dis- abled by configuration or by the host control.		
		Note: When PortSplit is disabled, this signal controls both the USB 2.0 and USB 3.1 portions of the port. When PortSplit is enabled, this signal controls the USB 2.0 portion of the port only.		
PRT_CTL1	I/O12 (PU)	Port 1 power enable / overcurrent sense		
	(FU)	When the downstream port is enabled, this pin is set as an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent signal assertion from an external current monitor on USB port 1.		
		This pin will change to an output and be driven low when the port is dis- abled by configuration or by the host control.		
		Note: This signal controls both the USB 2.0 and USB 3.1 portions of the port.		
PRT_CTL4_U3	O12	Port 4 USB 3.1 PortSplit power enable		
		This signal is an active high control signal used to enable to the USB 3.1 portion of the downstream port 4 when PortSplit is enabled. When PortSplit is disabled, this pin is not used.		
		Note: This signal should only be used to control an embedded USB 3.1 device.		
PRT_CTL3_U3	O12	Port 3 USB 3.1 PortSplit power enable		
		This signal is an active high control signal used to enable to the USB 3.1 portion of the downstream port 3 when PortSplit is enabled. When PortSplit is disabled, this pin is not used.		
		Note: This signal should only be used to control an embedded USB 3.1 device.		
PRT_CTL2_U3	O12	Port 2 USB 3.1 PortSplit power enable		
		This signal is an active high control signal used to enable to the USB 3.1 portion of the downstream port 3 when PortSplit is enabled. When PortSplit is disabled, this pin is not used.		
		Note: This signal should only be used to control an embedded USB 3.1 device.		
GPIO <i>x</i>	I/O12	General Purpose Input/Output (<i>x</i> = 70-73, 93)		

3.4 Physical and Logical Port Mapping

The USB72xx family of devices are based upon a common architecture, but all have different modifications and/or pin bond outs to achieve the various device configurations. The base chip is composed of a total of 6 USB3 PHYs and 7 USB2 PHYs. These PHYs are physically arranged on the chip in a certain way, which is referred to as the PHYSICAL port mapping.

The actual port numbering is remapped by default in different ways on each device in the family. This changes the way that the ports are numbered from the USB host's perspective. This is referred to as LOGICAL mapping.

The various configuration options available for these devices may, at times, be with respect to PHYSICAL mapping or LOGICAL mapping. Each individual configuration option which has a PHYSICAL or LOGICAL dependency is declared as such within the register description.

The PHYSICAL vs. LOGICAL mapping is described for all port related pins in Table 3-7. A system design in schematics and layout is generally performed using the pinout in Section 3.1, Pin Assignments, which is assigned by the default LOGICAL mapping. Hence, it may be necessary to cross reference the PHYSICAL vs. LOGICAL look up tables when determining the hub configuration.

Note: The MPLAB Connect tool makes configuration simple; the settings can be selected by the user with respect to the LOGICAL port numbering. The tool handles the necessary linking to the PHYSICAL port settings. Refer to the data sheet for additional information.


Image: TABLE 3-7: USB7216 PHYSICAL VS. LOGICAL PORT MAPPING															
Device		s in datasheet)					PHYSICAL PORT NUMBER								
Pin		0	1	2	3	4	5	6	0	1	2	3	4	5	6
5	USB2DN_DP1		Х							Х					
6	USB2DN_DM1		Х							Х					
7	USB3DN_TXDP1A		Х							Х					
8	USB3DN_TXDM1A		Х							Х					
10	USB3DN_RXDP1A		Х							Х					
11	USB3DN_RXDM1A		Х							Х					
14	USB2DN_DP5						Х				Х				
15	USB2DN_DM5						Х				Х				
16	USB3DN_TXDP1B		Х								Х				
17	USB3DN_TXDM1B		Х								Х				
19	USB3DN_RXDP1B		Х								Х				
20	USB3DN_RXDM1B		Х								Х				
27	USB2DN_DP2			Х								Х			
28	USB2DN_DM2			Х								Х			
29	USB3DN_TXDP2			Х								Х			
30	USB3DN_TXDM2			Х								Х			
32	USB3DN_RXDP2			Х								Х			
33	USB3DN_RXDM2			Х								Х			
34	USB2DN_DP3				Х								Х		
35	USB2DN_DM3				Х								Х		
36	USB3DN_TXDP3				Х								Х		
37	USB3DN_TXDM3				Х								Х		
39	USB3DN_RXDP3				Х								Х		
40	USB3DN_RXDM3				Х								Х		
41	USB2DN_DM6							Х							Х
42	USB2DN_DP6							Х							Х
81	USB2DN_DP4					Х								Х	
82	USB2DN_DM4					Х								Х	
83	USB3DN_TXDP4					Х								Х	
84	USB3DN_TXDM4					Х								Х	
86	USB3DN_RXDP4					Х	l				1			Х	
87	USB3DN_RXDM4					Х	l				1			Х	
89	USB2UP_DP	Х	1		1	1	1		Х	1		1		1	
90	USB2UP_DM	Х					l		Х		1				
91	USB3UP_TXDP	Х	1		1	1	1		Х	1		1		1	
92	USB3UP_TXDM	Х	1		1	1	1		Х	1		1		1	
94	USB3UP_RXDP	Х					1		Х						
95	USB3UP RXDM	Х							Х						

TABLE 3-7: USB7216 PHYSICAL VS. LOGICAL PORT MAPPING

^{© 2018-2019} Microchip Technology Inc.

4.0 PACKAGE OUTLINE


4.1 Package Marking Information




4.2 Package Drawings

Note: For the most current package drawings, see the Microchip Packaging Specification at: http://www.microchip.com/packaging.










BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-407 Rev B Sheet 2 of 2





^{© 2018-2019} Microchip Technology Inc.

APPENDIX A: REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction				
DS00003140A (10-09-19)	All	Initial Release				

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] ⁽¹⁾ - [X] / XXX	Examples:
Device	Tape and Reel Temperature Package Option Range	 a) USB7216/KDX Tray, 0°C to +70°C, 100-pin VQFN b) USB7216T/KDX Tape & reel, 0°C to +70°C, 100-pin VQFN
Device:	USB7216	 c) USB7216-I/KDX Tray, -40°C to +85°C, 100-pin VQFN d) USB7216T-I/KDX
Tape and Reel Option:	Blank = Standard packaging (tray) T = Tape and Reel (Note 1)	Tape & reel, -40°C to +85°C, 100-pin VQFN
Temperature Range:	Blank = 0° C to +70°C (Commercial) I = -40°C to +85°C (Industrial)	
Package:	KDX = 100-pin VQFN	Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
	1 2 3 4	

^{© 2018-2019} Microchip Technology Inc.

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018-2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 9781522447337

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

© 2018-2019 Microchip Technology Inc.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 **China - Chongqing** Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Tel: 886-2-2508-8600

Tel: 66-2-694-1351

Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

Italy - Padova

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Taiwan - Taipei

Thailand - Bangkok

Vietnam - Ho Chi Minh

China - Zhuhai