MT90826 Quad Digital Switch



January 2006

SEMICONDUCTOR

Features

- 4,096 \times 4,096 channel non-blocking switching at 8.192 or 16.384 Mbps
- Per-channel variable or constant throughput delay
- Accepts 32 ST-BUS streams of 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps
- Split Rate mode provides a rate conversion option to convert data from one rate to another rate
- Automatic frame offset delay measurement for ST-BUS input streams
- · Per-stream input delay programming
- · Per-stream output advancement programming
- Per-channel high impedance output control
- Bit Error Monitoring on selected ST-BUS input and output channels.
- Per-channel message mode
- Connection memory block programming
- IEEE-1149.1 (JTAG) Test Port
- 3.3 V local I/O with 5 V tolerant inputs and TTL compatible outputs

MT90826AL	160 Pin MQFP	Trays					
MT90826AG	160 Ball PBGA	Trays					
MT90826AV	144 Ball LBGA	Trays					
MT90826AL1	160 Pin MQFP*	Trays					
MT90826AG2	160 Ball PBGA**	Trays					
*	Pb Free Matte Tin						
**Pb Free Tin/Silver/Copper							
-40°C to +85°C							

Applications

- Medium switching platforms
- CTI application
- Voice/data multiplexer
- Digital cross connects
- WAN access system
- · Wireless base stations




Figure 1 - Functional Block Diagram

1

Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright 2003-2006, Zarlink Semiconductor Inc. All Rights Reserved.

Description

The MT90826 Quad Digital Switch has a non-blocking switch capacity of 4,096 x 4,096 channels at a serial bit rate of 8.192 Mbps or 16.384 Mbps, 2,048 x 2,048 channels at 4.096 Mbps and 1024 x 1024 channels at 2.048 Mbps. The device has many features that are programmable on a per stream or per channel basis, including message mode, input offset delay and high impedance output control.

The per stream input and output delay control is particularly useful for managing large multi-chip switches with a distributed backplane.

Operating in Split Rate mode allows rate conversion for switching between two groups of bit rate streams.

Table of Contents

1.0 Device Overview	2
2.0 Functional Description	ŀ
2.1 Data and Connection Memory	ŀ
2.2 Connection and Message Modes	
2.3 Clock Timing Requirements	
3.0 Switching Configurations	5
3.1 Serial Input Frame Alignment Evaluation	3
3.2 Input Frame Offset Selection	3
3.3 Output Advance Offset Selection	3
3.4 Memory Block Programming	7
3.5 Bit Error Rate Monitoring	
4.0 Delay Through the MT90826	3
4.1 Variable Delay Mode (TM1=0, TM0=0)18	3
4.2 Constant Delay Mode (TM1=1, TM0=0)18	3
5.0 Microprocessor Interface	3
6.0 Memory Mapping)
7.0 Connection Memory Control)
8.0 DTA Data Transfer Acknowledgment Pin)
9.0 Initialization of the MT90826)
10.0 JTAG Support)
10.1 Test Access Port (TAP)	
10.2 Instruction Register	

List of Figures

Figure 1 - Functional Block Diagram	
Figure 2 - 160-Pin MQFP Pin Connections	7
Figure 3 - 160 Ball PBGA Pin Connections	8
Figure 4 - 144 Ball LBGA Pin Connections	9
Figure 5 - Example for Frame Alignment Measurement	22
Figure 6 - Examples for Input Offset Delay Timing	26
Figure 7 - Examples for Frame Output Offset Timing	28
Figure 8 - ST-BUS Timing for Stream rate of 16.384 Mbps	37
Figure 9 - ST-BUS Timing for Stream rate of 8.192 Mbps when CLK = 16.384 MHz	38
Figure 10 - ST-BUS Timing for Stream rate of 4.096 Mbps when CLK = 16.384 MHz	38
Figure 11 - ST-BUS Timing for Stream rate of 4.096 Mbps when CLK = 8.192 MHz	38
Figure 12 - ST-BUS Timing for Stream rate of 2.048 Mbps when CLK = 16.384 MHz	39
Figure 13BUS Timing for Stream rate of 2.048 Mbps when CLK = 8.192 MHz	39
Figure 14 - Serial Output and External Control	39
Figure 15 - Output Driver Enable (ODE)	40
Figure 16 - Motorola Non-Multiplexed Bus Timing	42


List of Tables

Table 1 - Stream Usage under Various Operation Modes	13
Table 2 - Output High Impedance Control	13
Table 3 - Address Map for Registers (A13 = 0)	
Table 4 - Address Map for Memory Locations (A13 = 1)	17
Table 5 - Control Register Bits	19
Table 6 - Serial Data Rate Selections and External Clock Rates.	20
Table 7 - Frame Alignment (FAR) Register Bits	21
Table 8 - Frame Delay Offset Register (DOS) Bits.	23
Table 9 - Frame delay Bits (FD9, FD2-0) and Input Offset Bits (IFn3-0)	25
Table 10 - Frame Output Offset (FOR) Register Bits	27
Table 11 - Output Offset Bits (FD9, FD2-0)	27
Table 12 - Bit Error Input Selection (BISR) Register Bits	28
Table 13 - Bit Error Count (BECR) Register Bits	28
Table 14 - Connection Memory Bits	34
Table 15 - SAB and CAB Bits Programming for Various Interface Mode	34

Changes Summary

Page	ltem	Change
26	Figure 6 "Examples for Input Offset Delay Timing"	Clarified the mid-point sampling of the 16 Mbps input data.
30	Section 9.0 Initialization of the MT90826	Added the 600 μ s waiting time needed for the APLL module to be stabilized before starting the next microprocessor port access cycle.
37	AC Electrical Characteristics - Serial Streams for ST-BUS.	Clarified the 16, 8, 4 and 2 Mbps Input Data Sampling timing.
37	Figure 8 "ST-BUS Timing for Stream rate of 16.384 Mbps"	Clarified the input data sampling position at 16 Mbps data rate.
38	Figure 9 "ST-BUS Timing for Stream rate of 8.192 Mbps when CLK = 16.384 MHz"	Added the input data sampling position at 8 Mbps data rate.
38	Figure 10 "ST-BUS Timing for Stream rate of 4.096 Mbps when CLK = 16.384 MHz"	Added the input data sampling position at 4 Mbps data rate.
39	Figure 12 "ST-BUS Timing for Stream rate of 2.048 Mbps when CLK = 16.384 MHz"	Added the input data sampling position at 2 Mbps data rate.

The following table captures the changes from the April 2005 issue.



Data Sheet

Figure 2 - 160-Pin MQFP Pin Connections

	1	2	3	4	5	6	7	8	9	10	11	12	13
А	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
	STi26	STi24	STo20	STi22	STi20	STi18	STi16	STo15	STo13	STo10	STo8	STi10	STi9
В	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
	STi27	STi25	STo21	STi23	STi21	STi19	STi17	STo14	STo12	STo11	STo9	STi11	STi8
С	\bigcirc	\bigcirc	0	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
	STo26	STo25	STo23	STo19	STo18	STo17	STo16	STi15	STi14	STi13	STi12	STo7	STo5
D	\bigcirc	\bigcirc	\bigcirc	\bigcirc	0	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
	STo27	STo24	STo22	GND	VDD	VDD	VDD	VDD	VDD	GND	STo3	STo6	STo4
Е	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
	STi30	STi28	NC	VDD	GND	GND	GND	GND	GND	VDD	STo2	STi7	STi6
F	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc				\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
	STi31	STi29	NC	VDD	GND				GND	VDD	STo1	STi5	STi4
G	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	-			\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
	STo28	STo29	D0	VDD	GND	I	OP VIE	w	GND	VDD	STo0	STi3	STi2
н	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc				\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
	STo30	STo31	D2	VDD	GND				GND	GND	NC	STi1	STi0
J	0	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
	D1	D3	D4	VDD	GND	GND	GND	GND	GND	VDD	NC	NC	ODE
к	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
	D5	D6	D7	GND	VDD	VDD	VDD	-	PLLVDD	PLLGN	D NC	F0i	CLK
L	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
	D8	D9	NC	NC	NC	NC	A9	A10	A12	A13	IC1	IC2	IC3
М	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
	D10	D11	D12	DTA	CS	A0	A3	A7	A8	A11	TDI	TRST	RESET
Ν	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
	D13	D14	D15	R/W	DS	A1	A2	A4	A5	A6	TMS	TDO	тск
- A1 corner is ide	entified by	metalli	zed mar	rkings.		23mm : Sall Pito							

Figure 3 - 160 Ball PBGA Pin Connections

PINOUT DIAGRAM: (as viewed through top of package)

A1 corner identified by metallized marking, mould indent, ink dot or right-angled corner

\mathbf{N}	1	2	3	4	5	6	7	8	9	10	11	12
A	STo23	STo20	STi21	STi20	STi17	STi16	STo14	STo13	STo11	STo9	STi11	STi9
В	STo22	STo21	STi23	STi22	STi19	STi18	STo15	STo12	STo10	STo8	STI10	STi8
С	STi26	STi25	STo24	STo19	STo18	STo17	STo16	STi14	STi13	STi12	STo7	STo5
D	STi27	STi24	STo25	GND	VDD	VDD	VDD	STi15	GND	STo2	STo6	STo4
Е	STi29	STi28	STo27	STo26	GND	GND	GND	GND	VDD	STo3	STi7	STi6
F	STi30	STi31	STo28	VDD	GND	GND	GND	GND	VDD	STo1	STi4	STi5
G	STo30	STo31	STo29	VDD	GND	GND	GND	GND	PLLVDD	STo0	STi3	STi2
Н	D1	D2	D0	VDD	GND	GND	GND	GND	PLLGND	ODE	STi0	STi1
J	D3	D7	D4	GND	DS	VDD	VDD	VDD	NC	NC	FOi	CLK
к	D5	D15	D11	D13	CS	A2	A5	A8	A9	RESET	IC1	IC3
L	D6	D8	D9	R/W	A13	A1	A4	A10	A12	тск	TDO	IC2
М	D10	D12	D14	DTA	A0	A3	A6	A7	A11	TMS	TDI	TRST

Figure 4 - 144 Ball LBGA Pin Connections

Pin Description

Pin # MQFP	Pin # PBGA	Pin # LBGA	Name	Description
12,22,33,54, 66,77,90,101, 112,125,136, 147,157	D5,D6,D7,D8,D9, E4,E10,F4, F10,G4,G10, H4,J4,J10,K5, K6,K7	D5,D6,D7,E9, F4,F9,G4,H4, J6,J7,J8	V _{DD}	+3.3 Volt Power Supply.
11,21,32,45, 53,60,65,71, 76,84,89,95, 100,106,111, 117,124,130, 135,141,146, 156	D4,D10,E5,E6, E7,E8,E9,F5, F9,G5,G9,H5, H9,H10,J5,J6, J7,J8,J9,K4	D4,D9,E5,E6, E7,E8,F5,F6, F7,F8,G5,G6, G7,G8,H5,H6, H7,H8,J4	V _{ss}	Ground.
34	N11	M10	TMS	Test Mode Select (3.3 V Input with Internal pull-up). JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up when not driven.
35	M11	M11	TDI	Test Serial Data In (3.3 V Input with Internal pull-up). JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up when not driven.
36	N12	L11	TDO	Test Serial Data Out (3.3 V Output). JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG scan is not enabled.
37	N13	L10	ТСК	Test Clock (5 V Tolerant Input). Provides the clock to the JTAG test logic.
38	M12	M12	TRST	Test Reset (3.3 V Input with internal pull-up). Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin is pulled by an internal pull-up when not driven. This pin should be pulsed low on power-up, or held low, to ensure that the device is in the normal functional mode.
42	L11	K11	IC1	Internal Connection 1 (3.3 V Input with internal pull-down). Connect to V_{SS} for normal operation.
43	M13	K10	RESET	Device Reset (5 V Tolerant Input). This input (active LOW) puts the device in its reset state which clears the device internal counters and registers.

Pin Description (continued)

Pin # MQFP	Pin # PBGA	Pin # LBGA	Name	Description
44	L12	L12	IC2	Internal Connection 2 (3.3 V Input with internal pull-down). Connect to V_{SS} for normal operation.
46	L13	K12	IC3	Internal Connection 3 (3.3 V Input with internal pull-down). Connect to V_{SS} for normal operation.
47	K12	J11	F0i	Master Frame Pulse (5 V Tolerant Input). This input accepts a 122 ns or 60 ns wide negative frame pulse. The CPLL bit in the control register determines the usage of the frame pulse width. See Table 6 for details.
50	K10	H9	PLLGND	Phase Lock Loop Ground.
51	K9	G9	PLLVDD	Phase Lock Loop Power Supply. 3.3 V
52	K13	J12	CLK	Master Clock (5 V Tolerant Input). Serial clock for shifting data in/out on the serial streams. This pin accepts a clock frequency of 8.192 MHz or 16.384 MHz. The CPLL bit in the control register determines the usage of the clock frequency. See Table 6 for details.
55	J13	H10	ODE	Output Drive Enable (5 V Tolerant Input). This is the output-enable control pin for the STo0 to STo31 serial outputs. See Table 2 for details.
56 57 58 59 67-70 78,79 82,83 91-94 102-105 113-116 126-129 137-140	H13 H12 G13 G12 F13,F12,E13,E12 B13,A13 A12,B12 C11,C10,C9,C8 A7,B7,A6,B6 A5,B5,A4,B4 A2,B2,A1,B1 E2,F2,E1,F1	H11 H12 G12 G11 F11,F12,E12,E11 B12,A12 B11,A11 C10,C9,C8,D8 A6,A5,B6,B5, A4,A3,B4,B3 D2,C2,C1,D1 E2,E1,F1,F2	STi0/FEi0, STi1/FEi1 STi2/FEi2 STi3/FEi3 STi4-7/FEi4-7 STi8-9/FEi8-9 STi10-11/FEi10-11 STi12-15/FEi12-15 STi16-19/FEi16-19 STi20-23/FEi20-23 STi24-27/FEi24-27 STi28-31/FEi28-31	Serial Input Streams 0 to 31 and Frame Evaluation Inputs 0 to 31 (5 V Tolerant Inputs). Serial data input streams. These streams may have data rates of 2.048, 4.096, 8.192 or 16.384 Mbps, depending upon the value programmed at bits DR0 - DR2 in the control register. In the frame evaluation mode, they are used as the frame evaluation inputs.
61-64 72-75 85-88 96-99 107-110 118,119 122,123 131-134 142-145	G11,F11,E11,D11 D13,C13,D12,C12 A11,B11,A10,B10 B9,A9,B8,A8 C7,C6,C5,C4 A3,B3 D3,C3 D2,C2,C1,D1 G1,G2,H1,H2	G10,F10,D10,E10 D12,C12,D11,C11 B10,A10,B9,A9 B8,A8,A7,B7 C7,C6,C5,C4 A2,B2 B1,A1 C3,D3,E4,E3 F3,G3,G1,G2	STo0 - 3 STo4 - 7 STo8 - 11 STo12 - 15 STo16 - 19 STo20, STo21 STo22, STo23 STo24 - 27 STo28 - 31	ST-BUS Output 0 to 31 (Three-state Outputs). Serial data output streams. These streams may have data rates of 2.048, 4.096, 8.192, or 16.384 Mbps, depending upon the value programmed at bits DR0 - DR2 in the control register.

Pin Description (continued)

Pin # MQFP	Pin # PBGA	Pin # LBGA	Name	Description
148 - 153 154,155 158 3 - 7 8,9	G3,J1,H3,J2,J3,K1, K2,K3 L1 L2,M1,M2,M3,N1, N2,N3	H3,H1,H2,J1,J3,K1 L1,J2 L2 L3,M1,K3,M2,K4 M3,K2	D0 - 5, D6, D7 D8 D9 - 13 D14, D15	Data Bus 0 to 15 (5 V Tolerant I/O). These pins form the 16-bit data bus of the microprocessor port.
10	M4	M4	DTA	Data Transfer Acknowledgment (Three-state Output). This output pulses low from tristate to indicate that a databus transfer is complete. A pull- up resistor is required to hold a HIGH level when the pin is tristated.
15	N5	J5	DS	Data Strobe (5 V Tolerant Input). This active low input works in conjunction with CS to enable the read and write operations.
14	N4	L4	R/W	Read/Write (5 V Tolerant Input). This input controls the direction of the data bus lines (D0-D15) during a microprocessor access.
13	M5	К5	CS	Chip Select (5 V Tolerant Input). Active low input used by a microprocessor to activate the microprocessor port.
16 - 20 23 - 31	M6,N6,N7,M7,N8 N9,N10,M8,M9,L7 L8,M10,L9,L10	M5,L6,K6,M6,L7, K7,M7,M8,K8,K9, L8,M9,L9,L5	A0 - A4 A5 - A13	Address 0 to 13 (5 V Tolerant Input). These lines provide the A0 - A13 address lines when accessing the internal registers or memories.
1,2,39,40,41,48, 49,80,81,120, 121,159,160	E3,F3,H11,J11, J12,K8,K11, L3,L4,L5,L6.	J9,J10	NC	No Connect. These pins have to be left unconnected.

1.0 Device Overview

The MT90826 Quad Digital Switch is capable of switching up to $4,096 \times 4,096$ channels. The MT90826 is designed to switch 64 Kbps PCM or N x 64 Kbps data. The device maintains frame integrity in data applications and minimum throughput delay for voice applications on a per channel basis.

The serial input streams of the MT90826 can have a bit rate of 2.048, 4.096, 8.192 or 16.384 Mbps and are arranged in 125 μ s wide frames, which contain 32, 64,128 or 256 channels, respectively. The data rates on input and output streams match. All inputs and outputs may be programmed to 2.048, 4.096 or 8.192 Mbps. STi0-15 and STo0-15 may be set to 16.384 Mbps. Combinations of two bit rates, *N* and *2N* are provided. See Table 1.

By using Zarlink's message mode capability, the microprocessor can access input and output timeslots on a per channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS devices.

To correct for backplane delays, the MT90826 has a frame offset calibration function which allows users to measure the frame delay on any of the input streams, This information can then be used to program the input offset dealy for each individual stream. Refer to Table 7, 8, and 9 and Figure 6. In addition, the MT90826 allow users to advance

the output data position up to 45ns to compensate for the output delay caused by excessive output loading conditions. See Figure 7 "Examples for Frame Output Offset Timing".

Serial Interface Mode	Input Stream	Input Data Rate	Output Stream	Output Data Rate
8 Mbps	STi0-31	8 Mbps	STo0-31	8 Mbps
16 Mbps	STi0-15	16 Mbps	STo0-15	16 Mbps
4 Mbps and 8 Mbps	STi0-15	4 Mbps	STo0-15	4 Mbps
	STi15-31	8 Mbps	STo16-31	8 Mbps
16 Mbps and 8 Mbps	STi0-11	16 Mbps	STo0-11	16 Mbps
	STi12-19	8 Mbps	STo12-19	8 Mbps
4 Mbps	STi0-31	4 Mbps	STo0-31	4 Mbps
2 Mbps and 4 Mbps	STi0-15	2 Mbps	STo0-15	2 Mbps
	STi16-31	4 Mbps	STo16-31	4 Mbps
2 Mbps	STi0-31	2 Mbps	STo0-31	2 Mbps

 Table 1 - Stream Usage under Various Operation Modes

ODE pin	OSB bit in Control register	OE bit in Connection Memory	ST-BUS Output Driver
0	0	Х	High-Z
Х	Х	0	Per Channel High-Z
1	0	1	Enable
0	1	1	Enable
1	1	1	Enable

Table 2 - Output High Impedance Control

The microport interface is compatible with Motorola non-multiplexed buses. Connection memory locations may be directly written to or read from; data memory locations may be directly read from. A DTA signal is provided to hold the bus until the asynchronous microport operation is queued into the device.

A13	A12	A11	A10	A9	A 8	A 7	A6	A5	A4	A3	A2	A1	A0	Location
0	0	0	0	0	0	0	0	0	0	0	0	0	0	Control Register, CR
0	0	0	0	0	0	0	0	0	0	0	0	0	1	Frame Alignment Register, FAR
0	0	0	0	0	0	0	0	0	0	0	0	1	0	Input Offset Selection Register 0, DOS0
0	0	0	0	0	0	0	0	0	0	0	0	1	1	Input Offset Selection Register 1, DOS1
0	0	0	0	0	0	0	0	0	0	0	1	0	0	Input Offset Selection Register 2, DOS2
0	0	0	0	0	0	0	0	0	0	0	1	0	1	Input Offset Selection Register 3, DOS3
0	0	0	0	0	0	0	0	0	0	0	1	1	0	Input Offset Selection Register 4, DOS4

Table 3 - Address Map for Registers (A13 = 0)

A13	A12	A11	A10	A9	A 8	A7	A6	A5	A4	A3	A2	A1	A0	Location
0	0	0	0	0	0	0	0	0	0	0	1	1	1	Input Offset Selection Register 5, DOS5
0	0	0	0	0	0	0	0	0	0	1	0	0	0	Input Offset Selection Register 6, DOS6
0	0	0	0	0	0	0	0	0	0	1	0	0	1	Input Offset Selection Register 7, DOS7
0	0	0	0	0	0	0	0	0	0	1	0	1	0	Frame Output Offset Register, FOR0
0	0	0	0	0	0	0	0	0	0	1	0	1	1	Frame Output Offset Register, FOR1
0	0	0	0	0	0	0	0	0	0	1	1	0	0	Frame Output Offset Register, FOR2
0	0	0	0	0	0	0	0	0	0	1	1	0	1	Frame Output Offset Register, FOR3
0	0	0	0	0	0	0	0	0	0	1	1	1	0	Unused
0	0	0	0	0	0	0	0	0	0	1	1	1	1	Unused
0	0	0	0	0	0	0	0	0	1	0	0	0	0	Unused
0	0	0	0	0	0	0	0	0	1	0	0	0	1	Bit Error Input Selection Register, BISR
0	0	0	0	0	0	0	0	0	1	0	0	1	0	Bit Error Count Register, BECR

Table 3 - Address Map for Registers (A13 = 0) (continued)

2.0 Functional Description

A functional Block Diagram of the MT90826 is shown in Figure 1.

2.1 Data and Connection Memory

For all data rates, the received serial data is converted to parallel format by internal serial-to-parallel converters and stored sequentially in the data memory. Depending upon the selected operation programmed in the control register, the usable data memory may be as large as 4,096 bytes. The sequential addressing of the data memory is performed by an internal counter, which is reset by the input 8 kHz frame pulse (F0i) to mark the frame boundaries of the incoming serial data streams.

Data to be output on the serial streams may come from either the data memory or connection memory. Locations in the connection memory are associated with particular ST-BUS output channels. When a channel is due to be transmitted on an ST-BUS output, the data for this channel can be switched either from an ST-BUS input in connection mode, or from the lower half of the connection memory in message mode. Data destined for a particular channel on a serial output stream is read from the data memory or connection memory during the previous channel timeslot. This allows enough time for memory access and parallel-to-serial conversion.

2.2 Connection and Message Modes

In the connection mode, the addresses of the input source data for all output channels are stored in the connection memory. The connection memory is mapped in such a way that each location corresponds to an output channel on the output streams. For details on the use of the source address data (CAB and SAB bits), see Table 14. Once the source address bits are programmed by the microprocessor, the contents of the data memory at the selected address are transferred to the parallel-to-serial converters and then onto an ST-BUS output stream.

By having several output channels connected to the same input source channel, data can be broadcast from one input channel to several output channels.

In message mode, the microprocessor writes data to the connection memory locations corresponding to the output stream and channel number. The lower half (8 least significant bits) of the connection memory content is

transferred directly to the parallel-to-serial converter. This data will be output on the ST-BUS streams in every frame until the data is changed by the microprocessor.

The three most significant bits of the connection memory controls the following for an output channel: message or connection mode, constant or variable delay mode, enables/tristate the ST-BUS output drivers and bit error test pattern enable. If an output channel is set to a high-impedance state by setting the OE bit to zero in the connection memory, the ST-BUS output will be in a high impedance state for the duration of that channel. In addition to the per-channel control, all channels on the ST-BUS outputs can be placed in a high impedance state by pulling the ODE input pin low and programming the output stand by (OSB) bit in the control register to low. This action overrides the individual per-channel programming by the connection memory bits. See Table 2 for detail.

The connection memory data can be accessed via the microprocessor interface through the D0 to D15 pins. The addressing of the device internal registers, data and connection memories is performed through the address input pins and the Memory Select (MS) bit of the control register.

2.3 Clock Timing Requirements

The master clock ($\overline{\text{CLK}}$) frequency must be either at 8.192 MHz or 16.384 MHz for serial data rate of 2.048, 4.096, 8.192 and 16.384 Mbps; see Table 6 for the selections of the master clock frequency.

3.0 Switching Configurations

The MT90826 maximum non-blocking switching configurations is determined by the data rates selected for the serial inputs and outputs. The switching configuration is selected by three DR bits in the control register. See Table 5 and Table 6.

8 Mbps mode (DR2=0, DR1=0, DR0=0)

When the 8 Mbps mode is selected, the device is configured with 32-input/32-output data streams each having 128 64 Kbps channels. This mode allows a maximum non-blocking capacity of 4,096 x 4,096 channels. Table 1 summarizes the switching configurations and the relationship between different serial data rates and the master clock frequencies.

16 Mbps mode (DR2=0, DR1=0, DR0 =1)

When the 16 Mbps mode is selected, the device is configured with 16-input/16-output data streams each having 256 64 Kbps channels. This mode allows a maximum non-blocking capacity of 4,096 x 4,096 channels.

4 Mbps and 8 Mbps mode (DR2=0, DR1=1, DR0=0)

When the 4 Mbps and 8 Mbps mode is selected, the device is configured with 32-input/32-output data streams. STi0-15/STo0-15 have a data rate of 4 Mbps and STi16-31/STo16-31 have a data rate of 8 Mbps. This mode allows a maximum non-blocking capacity of 3,072 x 3,072 channels. The MT90826 is capable of rate conversion, allowing 4 Mbps input to be converted to 8 Mbps output and vice versa.

16 Mbps and 8 Mbps mode (DR2=0, DR1=1, DR0=1)

When the 16 Mbps and 8 Mbps mode is selected, the device is configured with 20-input/20-output data streams. STi0-11/STo0-11 have a data rate of 16 Mbps and STi12-19/STo12-19 have a data rate of 8 Mbps. This mode allows a maximum non-blocking capacity of 4,096 x 4,096 channels. The MT90826 is capable of rate conversion, allowing 16 Mbps input to be converted to 8 Mbps output and vice versa.

4 Mbps mode (DR2=1, DR1=0, DR0=0)

When the 4 Mbps mode is selected, the device is configured with 32-input/32-output data streams each having 64 64 Kbps channels. This mode allows a maximum non-blocking capacity of 2,048 x 2,048 channels.

2 Mbps and 4 Mbps mode (DR2=1, DR1=0, DR0=1)

When the 2 Mbps and 4 Mbps mode is selected, the device is configured with 32-input/32-output data streams. STi0-15/STo0-15 have a data rate of 2 Mbps and STi16-31/STo16-31 have a data rate of 4 Mbps. This mode allows a maximum non-blocking capacity of 1,536 x 1,536 channels. The MT90826 is capable of rate conversion, allowing 2 Mbps input to be converted to 4 Mbps output and vice versa.

2 Mbps mode (DR2=1, DR1=1, DR0 =0)

When the 2 Mbps mode is selected, the device is configured with 32-input/32-output data streams each having 32 64 Kbps channels. This mode allows a maximum non-blocking capacity of 1,024 x 1,024 channels.

3.1 Serial Input Frame Alignment Evaluation

The MT90826 provides the frame evaluation inputs, FEi0 to FEi31, to determine different data input delays with respect to the frame pulse F0i. By using the frame evaluation input select bits (FE0 to FE4) of the frame alignment register (FAR), users can select one of the thirty-two frame evaluation inputs for the frame alignment measurement.

The internal master clock, which has a fixed relationship with the $\overline{\text{CLK}}$ and $\overline{\text{FOi}}$ depending upon the mode of operation, is used as the reference timing signal to determine the input frame delays. See Figure 5 for the signal alignments between the internal and the external master clocks.

A measurement cycle is started by setting the start frame evaluation (SFE) bit low for at least one frame. Then the evaluation starts when the SFE bit in the control register is changed from low to high. Two frames later, the complete frame evaluation (CFE) bit of the frame alignment register changes from low to high to signal that a valid offset measurement is ready to be read from bits 0 to 9 of the FAR register. The SFE bit must be set to zero before a new measurement cycle started.

The falling edge of the frame measurement signal (FEi) is evaluated against the falling edge of the frame pulse $(\overline{F0i})$. See Table 7 for the description of the frame alignment register.

3.2 Input Frame Offset Selection

Input frame offset selection allows the channel alignment of individual input <u>streams</u>, which operate at 4.096 Mbps, 8.192 Mbps or 16.384 Mbps, to be shifted against the input frame pulse (F0i). The input offset selection is not available for streams operated at 2.048 Mbps. This feature is useful in compensating for variable path delays caused by serial backplanes of variable lengths, which may be implemented in large centralized and distributed switching systems.

Each input stream has its own delay offset value programmed by the input delay offset registers. Each delay offset register can control 4 input streams. There are eight delay offset registers (DOS0 to DOS7) to control 32 input streams. Possible adjustment can range up to +4.5 internal master clock periods forward with resolution of 0.5 internal master clock period. See Table 8 and Table 9 for frame input delay offset programming.

3.3 Output Advance Offset Selection

The MT90826 allows users to advance individual output streams up to 45 ns with a resolution of 15 ns when the device is in 8 Mbps, 16 Mbps, 4 and 8 Mbps or 16 and 8 Mbps mode. The output delay adjustment is useful in compensating for variable output delays caused by various output loading conditions. The frame output offset registers (FOR0 & FOR3) control the output offset delays for each output streams via the programming of the OFn bits.

See Table 10 and Table 11 for the frame output offset programming.

		S	Stream A	Address	(ST0-31)				Cł	nannel	Addre	ess (Cl	h 0-255)
A13	A12	A11	A10	A9	A 8	Stream Location	A7	A6	A5	A4	A3	A2	A1	A0	Channel Location
1	0	0	0	0	0	Stream 0	0	0	0	0	0	0	0	0	Ch 0
1	0	0	0	0	1	Stream 1	0	0	0	0	0	0	0	1	Ch 1
1	0	0	0	1	0	Stream 2						-			
1	0	0	0	1	1	Stream 3		-	-	-		-			
1	0	0	1	0	0	Stream 4	0	0	0	1	1	1	1	0	Ch 30
1	0	0	1	0	1	Stream 5	0	0	0	1	1	1	1	1	Ch 31 (Note 2)
1	0	0	1	1	0	Stream 6	0	0	1	0	0	0	0	0	Ch 32
1	0	0	1	1	1	Stream 7	0	0	1	0	0	0	0	1	Ch 33
1	0	1	0	0	0	Stream 8				-	-	-			
•			-	•				-	-	-	-	-		•	•
-		-	-	-		•	0	0	1	1	1	1	1	0	Ch 62
		-	-	-		•	0	0	1	1	1	1	1	1	Ch 63 (Note 3)
1	1	0	1	1	0	Stream 22	0	1	0	0	0	0	0	0	Ch 64
1	1	0	1	1	1	Stream 23	0	1	0	0	0	0	0	1	Ch 65
1	1	1	0	0	0	Stream 24	:	:	:	:	:	:	:	:	
1	1	1	0	0	1	Stream 25	0	1	1	1	1	1	1	0	Ch 126
1	1	1	0	1	0	Stream 26	0	1	1	1	1	1	1	1	Ch 127 (Note 4)
1	1	1	0	1	1	Stream 27	1	0	0	0	0	0	0	0	Ch 128
1	1	1	1	0	0	Stream 28	1	0	0	0	0	0	0	1	Ch 129
1	1	1	1	0	1	Stream 29	:	:	:	:	:	:	;		
1	1	1	1	1	0	Stream 30	1	1	1	1	1	1	1	0	Ch 254
1	1	1	1	1	1	Stream 31	1	1	1	1	1	1	1	1	Ch 255 (Note 5)

 Table 4 - Address Map for Memory Locations (A13 = 1)

3.4 Memory Block Programming

The MT90826 provides users with the capability of initializing the entire connection memory block in two frames. Bits 13 to 15 of every connection memory location will be programmed with the pattern stored in bits 13 to 15 of the control register.

The block programming mode is enabled by setting the memory block program (MBP) bit of the control register high. When the block programming enable (BPE) bit of the control register is set to high, the block programming data will be loaded into the bits 13 to 15 of every connection memory location. The other connection memory bits (bit 0 to 12) are loaded with zeros. When the memory block programming is complete, the device resets the BPE bit to zero.

3.5 Bit Error Rate Monitoring

The MT90826 allows users to perform bit error rate monitoring by sending a pseudo random pattern to a selected ST-BUS output channel and receiving the pattern from a selected ST-BUS input channel. The pseudo random pattern is internally generated by the device with the polynomial of 2¹⁵ -1.

Users can select the pseudo random pattern to be presented on a ST-BUS channel by programming the TM0 and TM1 bits in the connection memory. When TM0 and TM1 bits are high, the pseudo random pattern is output to the selected ST-BUS output channel. The pseudo random pattern is then received by a ST-BUS input channel which is selected using the BSA and BCA bits in the bit error rate input selection register (BISR). An internal bit error counter keeps track of the error counts which is then stored in the bit error count register (BECR).

The bit error test is enabled and disabled by the SBER bit in the control register. Setting the bit from zero to one initiates the bit error test and enables the internal bit error counter. When the bit is programmed from one to zero,

the device stops the bit error rate test and the internal bit error counter and transfers the error counts to the bit error count register.

In the control register, a zero to one transition of the CBER bit resets the bit error count register and the internal bit error counter.

The MT90826 does not recognize an input of all 1s as an error. If all 1s are being fed into the input stream and channel, the BERT on chip BECR does not increment. This test is performed by sending defined data through the message mode to ensure there is proper connectivity, and then running the BER test normally.

4.0 Delay Through the MT90826

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform timeslot interchange functions with different throughput delay capabilities on the per-channel basis. For voice application, select variable throughput delay to ensure minimum delay between input and output data. In wideband data applications, select constant throughput delay to maintain the frame integrity of the information through the switch.

The delay through the device varies according to the type of throughput delay selected by the TM bits in the connection memory.

4.1 Variable Delay Mode (TM1=0, TM0=0)

The delay in this mode is dependent only on the combination of source and destination channels and is independent of input and output streams. The delay through the switch can vary from 3 channels to 1 frame + 3 channels. The Variable delay is only available for odd number output streams but not for the even number output streams. Avoid programming the TM0 and TM1 bits to zero in the connection memory when the destination output streams are STo0, 2, 4, ..., 28 and 30.

4.2 Constant Delay Mode (TM1=1, TM0=0)

In this mode, frame integrity is maintained in all switching configurations by making use of a multiple data memory buffer. The delay through the switch is always two frames. The constant delay mode is available for all output streams.

5.0 Microprocessor Interface

The MT90826 provides a parallel microprocessor interface for non-multiplexed bus structures. This interface is compatible with Motorola non-multiplexed buses. The required microprocessor signals are the 16-bit data bus (D0-D15), 14-bit address bus (A0-A13) and 4 control lines (CS, DS, R/W and DTA). See Figure 16 for Motorola non-multiplexed microport timing.

The MT90826 microport provides access to the internal registers, connection and data memories. All locations provide read/write access except for the data memory and BECR registers which are read only.

For data memory read operations, two consecutive microprocessor cycles are required. The read address (A0-A13) should remain the same for the two consecutive read cycles. The data memory content from the first read cycle should be ignored.

	Read/Write Address: 0000 _H , Reset Value: 0000 _H .														
15	5 14 13	3 12	11	10	9	8	7	6	5	4	3	2	1	0	
BPD	2 BPD1 BPI	0 00	CPLL	CBER	SBER	SFE	0	BPE	MBP	MS	OSB	DR2	DR1	DR0	
Bit	Name							Desc	ription						
15 - 13	BPD2-0	connection memory block whenever the memory block programming feature is activated. After the MBP bit is set to 1 and the BPE bit is set to 1, the contents of the bits BPD2- 0 are loaded into bit 15 to bit 13 of the connection memory. Bit 12 to bit 0 o the connection memory are set to 0.													
12	Unused Must be zero for normal operation.														
11	CPLL PLL Input Frequency Select. When zero or one, the CLK input is 16.384 MHz and the F0i input is 60 ns wide. When one, the CLK input is 8.192 MHz and the F0i input is 122 ns wide. See Table 6 for the usage of the clock frequency.														
10	CBER		error co									s bit re	sets the	e interr	nal
9	SBER	tes	rt Bit E t. The b nsition s	it error	test re	esult is	kept	in the b	oit error	coun	t regist	er. A o	ne to z		9
8	SFE	pro zer	rt Fram cedure. o to one this bit	When e, the e	the C valua	FE bit	in the	frame	alignen	nent (FAR) r	egister	chang	es fron	n
7	Unused	Mu	st be ze	ero for i	norma	l opera	tion.								
6	BPE	me the to o BP BP Wh	Begin Block programming Enable. A zero to one transition of this bit enables the memory block programming function. The BPE and BPD2-0 bits have to be defined in the same write operation. Once the BPE bit is set high, the device requires two frames to complete the block programming. After the programming function has finished, the BPE bit returns to zero to indicate the operation is completed. When the BPE = 1, the BPE or MBP can be set to 0 to abort the programming operation. When BPE = 1, the other bits in the control register must not be changed for two frames to ensure proper operation.												
5															

Table 5 - Control Register Bits

	Read/Writ Reset Val		ress:	000 000											
15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BPD	2 BPD1	BPD0	0	CPLL C	BER S	BER	SFE	0	BPE	MBP	MS	OSB	DR2	DR1	DR0
Bit	Nam	ne							Desci	ription					
4	MS		Memory Select. When 0, connection memory is selected for read or write operations. When 1, the data memory is selected for read operations and connection memory is selected for write operations. (No microprocessor write operation is allowed for the data memory.) For data memory read operations, two consecutive microprocessor cycles are required. The read address should remain the same for the two consecutive read cycles. The data memory content from the first read cycle should be ignored. The correct data memory content will be presented to the data bus on the second read cycle.												
3	OSB		Cycle. Output Stand By. This bit controls the device output drivers. OSB bit ODE pin OE bit STo0 - 31 0 1 1 Enable 1 0 1 Enable 1 1 1 Enable 0 0 X High impedance state X X 0 Per-channel high impedance												
2 - 0	DR2-0			a Rate So iled prog			Outpu	it data	rate s	electio	n. See	e next l	able (Table 6	6) for

Table 5 - Control Register Bits (continued)

DR2	DR1	DR0	Serial Interface Mode	CLK (CPLL=0)	CLK (CPLL=1)
0	0	0	8 Mbps		
0	0	1	16 Mbps		
0	1	0	4 and 8 Mbps	16.384 MHz	16.384 MHz
0	1	1	16 and 8 Mbps		
1	0	0	4 Mbps	16.384 MHz	8.192 MHz
1	0	1	2 and 4 Mbps		
1	1	0	2 Mbps	16.384 MHz	8.192 MHz

Table 6 - Serial Data Rate Selections and External Clock Rates

	ead/Wri		lress:)1 _H ,)0 _H .											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
FE4	FE3	FE2	FE1	FE0	CFE	FD9	FD8	FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0	
Bit		Name)						De	script	ion					
15 - 11	FE4-	-0			Frame Evaluation Input Select. The binary value expressed in these bits refers to the frame evaluation inputs, FEi0 to FEi31.											
10	CFE			comp	Complete Frame Evaluation. When CFE = 1, the frame evaluation is completed and FD9 to FD0 bits contains a valid frame alignment offset. This bit is reset to zero, when SFE bit in the control register is changed from 1											
9	FD9			Ito 0. Frame Delay Bit 9. The falling edge of FEi input is sampled during the internal master clock high phase (FD9 = 1) or during the low phase (FD9 = 0). This bit allows the measurement resolution to 1/2 internal master clock cycle. See Figure 5 for clock signal alignment. Internal Master Clock Operation Mode C8i 2 Mbps C16i 4 Mbps, 2&4 Mbps C32i 8 Mbps, 16 Mbps, 4&8 Mbps, 16&8 Mbps)). This bit e.		
8 - 0	FD8-(0		Frame Delay Bits. The binary value expressed in these bits refers to the measured input offset value. These bits are reset to zero when the SFE bit of the control register changes from 1 to 0. (FD8 = MSB, FD0 = LSB)												

Table 7 - Frame Alignment (FAR) Register Bits




Figure 5 - Example for Frame Alignment Measurement

Read/Write A	$04_{\rm H}$ for DOS2 register, $05_{\rm H}$ for DOS3 register $06_{\rm H}$ for DOS4 register, $07_{\rm H}$ for DOS5 register	03 _H for DOS1 register, 05 _H for DOS3 register, 07 _H for DOS5 register, 09 _H for DOS7 register,									
Reset value:	0000 _H for all DOS registers.										
15 14 1	13 12 11 10 9 8 7 6 5 4	3 2 1 0									
IF33 IF32 IF	IF30 IF23 IF22 IF21 IF20 IF13 IF12 IF11 IF10 I	IF03 IF02 IF01 IF00									
	DOS0 register										
IF73 IF72 IF	71 IF70 IF63 IF62 IF61 IF60 IF53 IF52 IF51 IF50 I	IF43 IF42 IF41 IF40									
	DOS1 register										
IF113 IF112 IF1	111 IF110 IF103 IF102 IF101 IF100 IF93 IF92 IF91 IF90 I	IF83 IF82 IF81 IF80									
	DOS2 register										
IF153 IF152 IF	151 IF150 IF143 IF142 IF141 IF140 IF133 IF132 IF131 IF130 IF	F123 IF122 IF121 IF120									
	DOS3 register										
IF193 IF192 IF	191 IF190 IF183 IF182 IF181 IF180 IF173 IF172 IF171 IF170 II	F163 IF162 IF161 IF160									
	DOS4 register										
IF233 IF232 IF2	231 IF230 IF223 IF222 IF221 IF220 IF213 IF212 IF211 IF210 I	F203 IF202 IF201 IF200									
	DOS5 register										
IF273 IF272 IF2	271 IF270 IF263 IF262 IF261 IF260 IF253 IF252 IF251 IF250 I	F243 IF242 IF241 IF240									
	DOS6 register										
IF313 IF312 IF3	311 IF310 IF303 IF302 IF301 IF300 IF293 IF292 IF291 IF290 II	F283 IF282 IF281 IF280									
	DOS7 register										
Name (Note 1)	Name (Note 1) Description										
IFn3-0	Input Offset Bits 3,2,1 & 0. These four bits define how long the takes to recognize and store bit 0 from the STi pin: i.e., to star frame offset can be selected to +2.25 external clock periods (cycles) from the point where the external frame pulse input significantly inputs of the device. See Table 9. When the STi pin has a stream rate of 2.048 Mbps, the input and the input offset bits have to be set to zero.	rt a new frame. The input or 4.50 internal clock gnal is applied to the F0i									

Table 8 - Frame Delay Offset Register (DOS) Bits

Read/Write Ac	ldress:	02 _H	l for DO	OS0 re	gister,		03 _н fo	r DOS	1 regis	ster,					
			_I for D(r DOS							
		06 _F	for D	DS4 re	egister,		07 _H fo	r DOS	5 regis	ster,					
		08 _H	l for DO	DS6 re	egister,		09 _H fo	r DOS	7 regis	ster,					
Reset value:		000	00 _H for	all DC)S regi	sters.									
15 14 13	3 12	11	10	9	8	7	6	5	4	3	2	1	0		
IF33 IF32 IF3	31 IF30	IF23	IF22	IF21	IF20	IF13	IF12	IF11	IF10	IF03	IF02	IF01	IF00		
				D	0S0 r	egiste	r								
IF73 IF72 IF7	'1 IF70	IF63	IF62	IF61	IF60	IF53	IF52	IF51	IF50	IF43	IF42	IF41	IF40		
IF113 IF112 IF1	IF113 IF112 IF111 IF103 IF102 IF101 IF93 IF92 IF91 IF93 IF92 IF91 IF83 IF82 IF81 IF80														
	IF113 IF112 IF111 IF103 IF102 IF101 IF93 IF92 IF91 IF90 IF83 IF82 IF81 IF80 DOS2 register														
IF153 IF152 IF1	51 IF150	IF143	IF142	IF141	IF140	IF133	IF132	IF131	IF130	IF123	IF122	IF121	IF120		
				D	0OS3 r	egiste	r								
IF193 IF192 IF1	91 IF190	IF183	IF182	IF181	IF180	IF173	IF172	IF171	IF170	IF163	IF162	IF161	IF160		
				D	0OS4 r	egiste	r								
IF233 IF232 IF2	31 IF230	IF223	IF222	IF221	IF220	IF213	IF212	IF211	IF210	IF203	IF202	IF201	IF200		
				D	0OS5 r	egiste	r								
	71 IF270	IF263	IF262	IF261	IF260	IF253	IF252	IF251	IF250	IF243	IF242	IF241	IF240		
IF273 IF271 IF263 IF262 IF261 IF260 IF253 IF251 IF250 IF243 IF241 IF240 DOS6 register															
			<u> </u>	D	OS6 r	egiste	r		<u> </u>						
IF313 IF312 IF3		IF303	IF302	D IF301	OS6 r	egiste	r IF292	IF291	IF290	IF283	IF282	IF281	IF280		
			IF302	IF301	IF300		IF292	IF291	IF290	IF283	IF282	IF281	IF280		
			IF302	IF301	IF300	IF293 egiste	IF292		IF290	IF283	IF282	IF281	IF280		

Table 8 - Frame Delay Offset Register (DOS) Bits (continued)

Input Stream Offset		urement rame De			Corresponding Input Offset Bits						
Unset	FD9	FD2	FD1	FD0	IFn3	IFn2	IFn1	IFn0			
No internal master clock shift (Default)	1	0	0	0	0	0	0	0			
+ 0.5 internal master clock shift	0	0	0	0	0	0	0	1			
+ 1.0 internal master clock shift	1	0	0	1	0	0	1	0			
+ 1.5 internal master clock shift	0	0	0	1	0	0	1	1			
+ 2.0 internal master clock shift	1	0	1	0	0	1	0	0			
+ 2.5 internal master clock shift	0	0	1	0	0	1	0	1			
+ 3.0 internal master clock shift	1	0	1	1	0	1	1	0			
+ 3.5 internal master clock shift	0	0	1	1	0	1	1	1			
+ 4.0 internal master clock shift	1	1	0	0	1	0	0	0			
+ 4.5 internal master clock shift	0	1	0	0	1	0	0	1			

Table 9 - Frame delay Bits (FD9, FD2-0) and Input Offset Bits (IFn3-0)





Figure 6 - Examples for Input Offset Delay Timing

Read/Write Addre	ss: (00A _H for	FOR0	registei	r,								
	(00B _H for	FOR1	registe	r,								
	(00C _H for	FOR2	registe	r,								
	(00D _H for	FOR3	registe	r,								
Reset value:	(000 _H for	all FOF	R regist	ers.								
15 14 13	12 11	10	9	8	7	6	5	4	3	2	1	0	
OF71 OF70 OF61	OF60 OF5	OF50	OF41	OF40	OF31	OF30	OF21	OF20	OF11	OF10	OF01	OF00	
			F	OR0 r	egister								
OF151 OF150 OF141	OF140 OF13	1 OF130	OF121	OF120	OF111	OF110	OF101	OF100	OF91	OF90	OF81	OF80	
OF231 OF230 OF221	OF220 OF2	11 OF210	OF201	OF200	OF191	OF190	OF181	OF180	0171	OF170	OF161	OF160	
			I	FOR2 r	egiste	•							
OF311 OF310 OF301	OF300 OF29	01 OF290	OF281	OF280	OF271	OF270	OF261	OF260	OF251	OF250	OF241	OF240	
				FOR3 r	egiste								
Name (Note 1)	Description												
OFn1, OFn0	Output Offset Bits 1 - 0. These two bits define how soon the serial interface transmitter output the bit 0 from the STo pin. The output stream offset can be selected to -45 ps												
(n = 0 to 31) output the bit 0 from the STo pin. The output stream offset can be selected to -45 n from the point where the external frame pulse input signal is applied to the F0i input the device. See Table 11 and Figure 6.													

Table 10 - Frame Output Offset (FOR) Register Bits

Corresponding (Dutput Offset Bits	Output Stream Offset for 8 Mbps, 16 Mbps, 4&8 Mbps and 16&8 Mbps modes
OFn1	OFn0	(Not available for 2 Mbps, 4 Mbps and 2&4 Mbps modes)
0	0	0 ns
0	1	-15 ns
1	0	-30 ns
1	1	-45 ns

Table 11 - Output Offset Bits (FD9, FD2-0)








Table 12 - Bit Error Input Selection (BISR) Register Bits




Table 13 - Bit Error Count (BECR) Register Bits

The correct data memory content will be presented to the data bus (D0-D15) on the second read cycle.

6.0 Memory Mapping

The address bus on the microprocessor interface selects the internal registers and memories of the MT90826. If the A13 address input is low, then the registers are addressed by A12 to A0 according to Table 3.

If the A13 is high, the remaining address input lines are used to select location in the data or connection memory depending upon MS bit in the control register. For data memory reads, the serial inputs are selected. For connection memory writes, the serial outputs are selected. The destination stream address bits and channel address bits are defined by A12 to A8 and A7 to A0 respectively. See Table 4 for the memory address mapping.

The control register controls all the major functions of the device. It selects the internal memory locations that specify the input and output channels selected for switching and should be programmed immediately after system power-up to establish the desired switching configuration as explained in the Switching Configurations sections.

The data in the control register consists of the block programming (BPD0-2), the DPLL control (CPLL), the clear BER test (CBER), the start BER test (SBER), the start frame evaluation (SFE), the block programming enable (BPE), the memory block programming bit (MBP), the memory select bits (MS), the output stand by bit (OSB) and the data rate selection (DR0-2) bits. See Table 5 for the description of the control register bits.

7.0 Connection Memory Control

The connection memory controls the switching configuration of the device. Locations of the connection memory are associated with particular STo output streams.

The TM0 and TM1 bits of each connection memory location allows the selection of Variable throughput delay, Constant throughput delay, Message or Bit error test mode for all STo channels.

When the variable or constant throughput delay mode is selected, (TM1=0/1, TM0=0), the contents of the stream address bit (SAB) and the channel address bit (CAB) of the connection memory defines the source information (stream and channel) of the timeslot that will be switched to the STo streams.

When the message mode is selected, (TM1=0, TM0=1), only the lower half byte (8 least significant bits) of the connection memory is transferred to the associated STo output channel.

When the bit error test mode is selected, (TM1=1, TM0=1), the pseudo random pattern will be output on the associated STo output channel.

See Table 14 for the description of the connection memory bits.

8.0 DTA Data Transfer Acknowledgment Pin

The $\overline{\text{DTA}}$ pin is driven LOW by internal logic, to indicate to the CPU that a data bus transfer is complete. When the read or write cycle ends, this pin changes to the high-impedance state.

9.0 Initialization of the MT90826

During power up, the TRST pin should be pulsed low, or held low continuously, to ensure that the MT90826 is in the normal functional mode. A 5 K pull-down resistor can be connected to the TRST pin so that the device will not enter the JTAG test mode during power up.

An external RC network with a time constant of five times the power supply rise time should be connected to the RESET pin to ensure that the device is properly reset after power up.

After power up, the contents of the connection memory can be in any state. The ODE pin should be held low after power up to keep all serial outputs in a high impedance state until the microprocessor has initialized the switching matrix. This procedure prevents two serial outputs from driving the same stream simultaneously.

Wait for 600 μ s for the APLL module to be stabilized before starting the microprocessor initialization routine.

During the microprocessor initialization routine, the microprocessor should program the desired active paths through the switch. Users can also consider using the memory block programming feature to quickly initialize the OE, TM0 and TM1 bits in the connection memory. When this process is complete, the microprocessor controlling the matrices can either bring the ODE pin high or enable the OSB bit in control register to relinquish the high impedance state control.

10.0 JTAG Support

The MT90826 JTAG interface conforms to the Boundary-Scan standard IEEE1149.1. This standard specifies a design-for-testability technique called Boundary-Scan test (BST). The operation of the boundary-scan circuitry is controlled by an external test access port (TAP) Controller.

10.1 Test Access Port (TAP)

The Test Access Port (TAP) provides access to the many test functions of the MT90826. It consists of three input pins and one output pin. The following pins are from the TAP.

• Test Clock Input (TCK)

TCK provides the clock for the test logic. The TCK does not interfere with any on-chip clock and thus remain independent. The TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with the on-chip logic.

- Test Mode Select Input (TMS) The logic signals received at the TMS input are interpreted by the TAP Controller to control the test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to Vdd when it is not driven from an external source.
- Test Data Input (TDI)

Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. Both registers are described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses. This pin is internally pulled to Vdd when it is not driven from an external source.

Test Data Output (TDO)

Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or data register are serially shifted out towards the TDO. The data out of the TDO is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDO driver is set to a high impedance state.

 Test Reset (TRST) Resets the JTAG scan structure. This pin is internally pulled to VDD.

10.2 Instruction Register

In accordance with the IEEE 1149.1 standard, the MT90826 uses public instructions. The JTAG Interface contains a three-bit instruction register. Instructions are serially loaded into the instruction register from the TDI when the TAP Controller is in its shifted-IR state. Subsequently, the instructions are decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current, and to define the serial test data register path, which is used to shift data between TDI and TDO during data register scanning.

Test Data Register

As specified in IEEE 1149.1, the MT90826 JTAG Interface contains three test data registers:

- The Boundary-Scan register The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the boundary of the MT90826 core logic.
- The Bypass Register The Bypass register is a single stage shift register that provides a one-bit path from TDI to its TDO.
- The Device Identification Register The device identification register is a 32-bit register with the register contain of:

The LSB bit in the device identification register is the first bit clock out.

The MT90826 scan register contains 165 bits.

	Boundary Scan Bit 0 to Bit 165							
Device Pin	Tri-state Control	Output Scan Cell	Input Scan Cell					
F0i CLK ODE			0 1 2					
STi0 STi1 STi2 STi3 STo0 STo1 STo2 STo3 STi4 STi5	7 9 11 13	8 10 12 14	3 4 5 6 15 16					
STi6 STi7 STo4 STo5 STo6 STo7 STi8 STi9	19 21 23 25	20 22 24 26	17 18 27 28					
STi10 STi11 STo8 STo9 STo10 STo11 STi12 STi13 STi14	31 33 35 37	32 34 36 38	29 30 39 40 41					
STi15 STo12 STo13 STo14 STo15 STi16 STi17 STi18 STi19	43 45 47 49	44 46 48 50	42 51 52 53 54					
STo16 STo17 STo18 STo19 STi20 STi21 STi22 STi23	55 57 69 61	56 58 60 62	63 64 65 66					
STo20 STo21 STo22 STo23 STi24 STi25 STi26 STi27	67 69 71 73	68 70 72 74	75 76 77 78					
STo24 STo25 STo26 STo27	79 81 83 85	80 82 84 86						

	Bound	dary Scan Bit 0 to	Bit 165
Device Pin	Tri-state Control	Output Scan Cell	Input Scan Cell
STi28 STi29 STi30 STi31 STo28 ST029 ST030 ST031	91 93 95 97	92 94 96 98	87 88 89 90
D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15	99 102 105 108 111 114 117 120 123 126 129 132 135 138 141 144	100 103 106 109 112 115 118 121 124 127 130 133 136 139 142 145	101 104 107 110 113 116 119 122 125 128 131 134 137 140 143 146
DTA ¹ C <u>S</u> R/W DS	147	147	148 149 150
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 RESETb			151 152 153 154 155 156 157 158 159 160 161 162 163 164 165

Note 1: DTA is an open drain output and it requires a pull-up resistor. Safe for DTA = 0. DTA cell = 1 will produce active LOW.

Data Sheet

15 	14 13 12 TM0 OE SAB 5	$\begin{array}{cccccccccccccccccccccccccccccccccccc$					
Bit	Name	Description					
15-14	TM1-0	Mode Select Bits. TM1 TM0 Mode Selection 0 0 Variable Throughput Delay mode (Note 1) 1 0 Constant Throughput Delay mode (Note 2) 0 1 Message mode; the contents of the connection memory are output on the corresponding output channel and stream. Only the lower byte (bit 7 - bit 0) will be output to the ST-BUS output pins. 1 1 Bit Error Test mode; the pseudo random test pattern will be output on the output channel and stream associated with this location.					
13	OE	Output Enable. This bit enables the drivers of STo pins on a per-channel basis. When 1, the STo output driver functions normally. When 0, the STo output driver is in a high-impedance state.					
12-8	SAB4-0	Source Stream Address Bits. The binary value is the number of the data stream for the source of the connection.					
7-0	CAB7-0	Source Channel Address Bits. The binary value is the number of the channel for the source of the connection. When the message mode is enabled, these entire 8 bits are output on the output channel and stream associated with this location.					
prog	gramming the TM0 and ⁻ 28 and 30.	available for odd number output streams but not for the even number output streams. Avoid TM1 bits to zero in the connection memory when the destination output streams are STo0, 2, 4, available for all output streams.					

Table 14 - Connection Memory Bits

Data Rate	SAB4 to SAB0 Bits Used to Determine the Source Stream of the connection	CAB Bits Used to Determine the Source Channel of the Connection
8 Mbps	SAB4 to SAB0 (STi0 to STi31)	CAB6 to CAB0 (128 channel/frame)
16 Mbps	SAB3 to SAB0 (STi0 to STi15)	CAB7 to CAB0 (256 channel/frame)
4 Mbps & 8 Mbps	SAB4 to SAB0 (STi0 to STi31)	CAB6 to CAB0 (64 or 128 channel/frame)
16 Mbps & 8 Mbps	SAB4 to SAB0 (STi0 to STi19)	CAB7 to CAB0 (128 or 256 channel/frame)
4 Mbps	SAB4 to SAB0 (STi0 to STi31)	CAB5 to CAB0 (64 channel/frame)
2 Mbps & 4 Mbps	SAB4 to SAB0 (STi0 to STi31)	CAB5 to CAB0 (32 or 64 channel/frame)
2 Mbps	SAB4 to SAB0 (STi0 to STi31)	CAB4 to CAB0 (32 channel/frame)

Table 15 - SAB and CAB Bits Programming for Various Interface Mode

Absolute Maximum Ratings*

	Parameter	Symbol	Min.	Max.	Units
1	Supply Voltage	V _{DD}	-0.3	5.0	V
2	Voltage on any 3.3 V tolerant pin I/O (other than supply pins)	VI	V _{SS} - 0.3	V _{DD} + 0.3	V
3	Voltage on any 5 V tolerant pin I/O (other than supply pins)	VI	V _{SS} - 0.3	5.0	V
4	Continuous Current at digital outputs	Ι _ο		20	mA
5	Package power dissipation	PD		1	W
6	Storage temperature	Τ _S	- 65	+125	°C

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied

Recommended Operating Conditions - Voltages are with respect to ground (V_{ss}) unless otherwise stated.

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	Operating Temperature	T _{OP}	-40		+85	°C	
2	Positive Supply	V _{DD}	3.0		3.6	V	
3	Input High Voltage	V _{IH}	$0.7V_{DD}$		V _{DD}	V	
4	Input High Voltage on 5 V Tolerant Inputs	V _{IH}			5.5	V	
5	Input Low Voltage	V _{IL}	V _{SS}		$0.3V_{\text{DD}}$	V	

DC Electrical Characteristics - Voltages are with respect to ground (V_{ss}) unless otherwise stated.

		Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1		Supply Current	I _{DD}		64	100	mA	Output unloaded
2		Input High Voltage	V _{IH}	0.7V _{DD}			V	
3	N D	Input Low Voltage	V _{IL}			$0.3V_{DD}$	V	
4	U U S	Input Leakage (input pins) Input Leakage (with pull-up or pull-down)	I _{IL} I _{BL}			15 50	μΑ μΑ	0≤ <v≤v<sub>DD See Note 1</v≤v<sub>
5		Input Pin Capacitance	Cl			10	pF	
6	0	Output High Voltage	V _{OH}	0.8V _{DD}			V	I _{OH} = 10mA
7	T	Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 10mA
8	U U T	High Impedance Leakage	I _{OZ}			5	μA	$0 < V < V_{DD}$ See Note 1
9	S	Output Pin Capacitance	CO			10	pF	

Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage (V)

	Characteristics	Sym.	Level	Units	Conditions
1	CMOS Threshold Voltage	V _{TT}	0.5V _{DD}	V	
2	CMOS Rise/Fall Threshold Voltage High	V _{HM}	0.7V _{DD}	V	
3	CMOS Rise/Fall Threshold Voltage Low	V _{LM}	0.3V _{DD}	V	

AC Electrical Characteristics - Timing Parameter Measurement Voltage Levels

AC Electrical Characteristics - Frame Pulse and CLK

	Characteristic	Sym.	Min.	Тур.	Max.	Units	CLK
1	Frame pulse width	t _{FPW}	55		65	ns	
2	Frame Pulse Setup time before CLK falling	t _{FPS}	5			ns	16.384 MHz
3	Frame Pulse Hold Time from CLK falling	t _{FPH}	10			ns	
4	CLK Period	t _{CP}	55		70	ns	
5	CLK Pulse Width High	t _{CH}	20		40	ns	
6	CLK Pulse Width Low	t _{CL}	20		40	ns	
7	Frame pulse width	t _{FPW8}	115		145	ns	8.192 MHz
8	Frame Pulse Setup time before CLK falling	t _{FPS8}	5			ns	
9	Frame Pulse Hold Time from CLK falling	t _{FPH8}	10			ns	
10	CLK Period	t _{CP8}	110		150	ns	
11	CLK Pulse Width High	t _{CH8}	50		75	ns	
12	CLK Pulse Width Low	t _{CL8}	50		75	ns	
13	Clock Rise/Fall Time	t _r , t _f	0		+10	ns	

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	Input Data Sample Point (Data rate of 16 Mbps)	t _{IDS_16}		30		ns	
2	Input Data Sample Point (Data rate of 8 Mbps)	t _{IDS_8}		91		ns	
3	Input Data Sample Point (Data rate of 4 Mbps)	t _{IDS_4}		183		ns	
4	Input Data Sample Point (Data rate of 2 Mbps)	t _{IDS_2}		366		ns	
5	STi Set-up Time (Data rate of 16 Mbps)	t _{SIS_16}	0			ns	
6	STi Hold Time (Date rate of 16 Mbps)	t _{SIH_16}	8			ns	
7	STi Set-up Time (Date rate of 2, 4 or 8 Mbps)	t _{SIS}	0			ns	
8	STi Hold Time (Date rate of 2, 4 or 8 Mbps)	t _{SIH}	8			ns	
9	STo Delay - Active to Active	t _{SOD}	8 11		30 43	ns	C _L =30pF C _L =200pF
10	Output Driver Enable (ODE) Delay	t _{ODE}			35	ns	R _L =1K, C _L =200pF, See Note 1
11	STo delay - Active to High-Z - High-Z to Active	t _{DZ,} t _{ZD}			35	ns	R _L =1K, C _L =200pF, See Note 1

AC Electrical Characteristics - Serial Streams for ST-BUS

Note: 1. High Impedance is measured by pulling to the appropriate rail with RL, with timing corrected to cancel time taken to discharge CL






Figure 8 - ST-BUS Timing for Stream rate of 16.384 Mbps












Figure 11 - ST-BUS Timing for Stream rate of 4.096 Mbps when $\overline{\text{CLK}}$ = 8.192 MHz




Figure 12 - ST-BUS Timing for Stream rate of 2.048 Mbps when CLK = 16.384 MHz




Figure 13 - -BUS Timing for Stream rate of 2.048 Mbps when CLK = 8.192 MHz




Figure 14 - Serial Output and External Control




Figure 15 - Output Driver Enable (ODE)

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	CS setup from DS falling	t _{CSS}	0			ns	
2	R/W setup from DS falling	t _{RWS}	10			ns	
3	Address setup from DS falling	t _{ADS}	2			ns	
4	CS hold after DS rising	t _{CSH}	0			ns	
5	R/\overline{W} hold after \overline{DS} rising	t _{RWH}	2			ns	
6	Address hold after DS rising	t _{ADH}	10			ns	
7	Data setup from DTA Low on Read	t _{DDR}	27			ns	C _L =150pF
8	Data hold on read	t _{DHR}	12		20	ns	C _L =150pF, R _L =1K Note 1
9	Data setup on write (register write ²)	t _{DSW}	0			ns	
10	Valid Data Delay on write (memory write ³) For 16 Mbps, 16&8 Mbps, 8 Mbps, 4&8 Mbps modes For 4 Mbps, 4&2 Mbps modes For 2 Mbps mode	t _{SWD}			50 85 185	ns ns ns	
11	Data hold on write	t _{DHW}	13			ns	
12a	Acknowledgment Delay: Register RD or WR	t _{AKD}			55	ns	C _L =150pF
12b	Acknowledgment Delay: Memory RD or WR For 16 Mbps, 16&8 Mbps, 8 Mbps, 4&8 Mbps modes For 4 Mbps, 4&2 Mbps modes For 2 Mbps mode	t _{AKD}			100 140 240	ns ns ns	C _L =150pF
13	Acknowledgment Hold Time	t _{AKH}			24	ns	C _L =150pF, R _L =1K, Note 1

AC Electrical Characteristics - Motorola Non-Multiplexed Bus Mode

Note:

1. High Impedance is measured by pulling to the appropriate rail with R_L , with timing corrected to cancel time taken to discharge C_L . 2. Register write timing refers to the rising edge of \overline{DS} at the end of the write cycle.

3. Memory write timing refers to the falling edge of $\overline{\text{DS}}$ at the beginning of the write cycle.






Figure 16 - Motorola Non-Multiplexed Bus Timing






Votes: 1. Pin 1

- 1. Pin 1 indicator may be a corner chamfer, dot or both.
- 2. Controlling dimensions are in millimeters.
- Ч The top package body size may be smaller than the bottom package body size by a max. of 0.20 mm.
- 4. Dimension D1 and E1 do not include mould protrusion.
- 5. Dimension b does not include dambar protrusion.
- 5. Coplanarity, measured at seating plane G, to be 0.10 mm max.
- .7 Dashed area represents Heat Sink - Relevant to PowerQuad Packages only. Finish = Ni, min. 1.27um thick.

Imiconductor 2002 All rights reserved. Package Code QB 1 2 3 4 2 3 4 Imiconductor 2002 All rights reserved. Previous package codes Package Outline for 160 lead 202051 207067 209116 213268 Imiconductor 2002 Package Outline for 160 lead 20Feb97 1Juli99 30Jun00 15Aug02 SEMICONDUCTOR GP L 28x28x3.4mm) 3.2mm Footprint 20Feb97 1Juli99 30Jun00 15Aug02 SEMICONDUCTOR GP GP GP GPD00302			20Feb97		202051	_	miconductor							
Finite Semiconductor Previous package codes Package Code QB Previous package codes Package Outline for 160 lead MQFP & PQuad2 - stnd. MQFP & PQuad2 - stnd. CP L (28x28x3.4mm) 3.2mm Footprint GP (00302)			1 Jul99		207067	Ν	- 2002 All right							
Finite Semiconductor Previous package codes Package Code QB Previous package codes Package Outline for 160 lead MQFP & PQuad2 - stnd. MQFP & PQuad2 - stnd. CP L (28x28x3.4mm) 3.2mm Footprint GP (00302)			30Jun00		209116	ъ	s reserved.							
Previous package codes Package Code QB GP L Package Outline for 160 lead MQFP & PQuad2 - stnd. (28x28x3.4mm) 3.2mm Footprint GP C GP GP C GP GP C GP GP C GP GP MQFP & PQuad2 - stnd. GP GP GP GP GP G			15Aug02		213268	4								
Previous package codes Package Code QB GP L Package Outline for 160 lead MQFP & PQuad2 - stnd. (28x28x3.4mm) 3.2mm Footprint GP C GP GP C GP GP C GP GP C GP GP MQFP & PQuad2 - stnd. GP GP GP GP GP G					ß									
Package Code QB Package Outline for 160 lead MQFP & PQuad2 - stnd. (28x28x3.4mm) 3.2mm Footprint GPD00302			Previous package codes SEMICONDUCTOR GP/L											
brint				СТ / Г		Previous package codes								
	Dov	2020049		(28x28x3.4mm) 3.2mm Footprint	MQFP & PQuad2 - stnd.	Package Outline for 160 lead								

NOTE	Zm	ND	z		ი	σ	ი		Нy	н×	<u> </u>	m	D1	D	A2	A1	A		Symbol	0
SQUARE	40	40	160	Pin	0,11	0.22	0.65	0.73	21.00	21.00	28.00	31.20	28.00	31.20	3.20	0.25	Ι	MIN	in millimetres	Control Di
					0.23	0.40	BSC.	1.03	REF.	REF.	BSC	BSC	3,60 BSC BSC	0.50	4.10	MAX	netres	Control Dimensions		
				features																
				ires	<u>0.004</u> ıres	0.009	0.026	0.029	0.827	0.827	1.102	1.228	1.102	1.228	0.126	0.010	Ι	MIN	in in	Altern, Di
					0.009	0.016	BSC.	0.041	REF.	REF.	BSC	BSC	BSC	BSC	0.142	0.020	0.161	MAX	inches	Uimensions

Conforms to JEDEC MS-022 DD-1 Iss. B





For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE