

# 96-Channel Serial to Parallel Converter with Push-Pull Outputs

#### **Features**

- 96 High-Voltage Channels
  - Up to 80V Operating Output Voltage
  - 75 mA Peak Output Sink/Source Current
- Six Parallel 16-bit Shift Registers
  - Clockwise and Counter-Clockwise Data Shifting via DIR Pin
- 30 MHz Data Rate

#### **Applications**

- · Inkjet Printer Driver
- · AC Plasma Data Driver
- · 3D Printer Driver

#### **Related Devices**

 HV583: 128-Channel Serial to Parallel Converter with Push-Pull Outputs

#### **Description**

HV582 is a unipolar, 96-channel low-voltage serial to high-voltage parallel converter with push-pull outputs. This device has been designed for applications requiring multiple high-voltage outputs with current sinking and sourcing capabilities, such as plasma displays and Inkjet printers.

The device consists of six parallel 16-bit shift registers, a 96-bit latch and 96 high-voltage outputs. The shift registers operate at 30 MHz, allowing 180 MHz data rates due to the parallel arrangement.

HV582 is offered in a 169-ball  $10 \times 10 \times 1.1 \text{ mm}$  TFBGA package.


#### **Package Type**

#### HV582 10x10x1.1 mm TFBGA\* Bottom View

13 12 11 10 9 8 7 6 5 4 3 2 1 0000000000000 000000000000 000000000000 000000000000 000000000000 Ε 000000000000 F 000000000000 G 000000000000 000000000000 000000000000 Κ 000000000000 L 000000000000 М 000000000000

<sup>\*</sup> See Section 2.0, Package Pin Configuration and Function Description.

# **Block Diagram**



# 1.0 ELECTRICAL CHARACTERISTICS

#### **Absolute Maximum Rating†**

| Supply Voltage V <sub>DD</sub>      | 0.5V to +6.0V                  |
|-------------------------------------|--------------------------------|
| High-Voltage Supply V <sub>PP</sub> | V <sub>DD</sub> to +85V        |
| Logic Input Voltages                | 0.5V to V <sub>DD</sub> + 0.5V |
| Operating Junction Temperature      | 40°C to +125°C                 |
| Storage Temperature                 | 65°C to +150°C                 |

**†Notice**: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operational listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device is ESD sensitive. Use appropriate ESD precaution.

#### RECOMMENDED OPERATING CONDITIONS

| Parameter                | Symbol          | Min.                  | Тур. | Max.     | Units | Conditions |
|--------------------------|-----------------|-----------------------|------|----------|-------|------------|
| Logic Supply Voltage     | $V_{DD}$        | 4.5                   | 5.0  | 5.5      | V     |            |
| High-Voltage Supply      | $V_{PP}$        | 10                    | _    | 80       | V     |            |
| High-Level Input Voltage | V <sub>IH</sub> | V <sub>DD</sub> – 0.9 | _    | $V_{DD}$ | V     |            |
| Low-Level Input Voltage  | V <sub>IL</sub> | 0                     | _    | 0.9      | V     |            |

#### TABLE 1-1: POWER SEQUENCES

| Sequence Type       | Steps   |
|---------------------|---|
| Power-Up Sequence   | 1. Connect Ground.  |
|                     | <ol> <li>Apply V<sub>DD</sub>.</li> <li>Set All Inputs (Data, CLK, etc.) to a known state.</li> </ol> |
|                     | 4. Apply V <sub>PP</sub> .  |
| Power-Down Sequence | Repeat the Power-Up sequence in reverse order.  |

#### DC ELECTRICAL CHARACTERISTICS

| <b>Electrical Specification:</b> Unless otherwise specified, $T_A = T_J = +25^{\circ}C$ , $V_{DD} = 5.0V$ and $V_{PP} = 80V$ . |                   |      |      |      |       |  |  |  |  |
|--|-------------------|------|------|------|-------|--|--|--|--|
| Parameter  | Symbol            | Min. | Тур. | Max. | Units | Conditions   |  |  |  |
| V <sub>PP</sub> Quiescent Supply Current   | I <sub>PPQ</sub>  | _    | _    | 100  | μA    |  |  |  |  |
| V <sub>DD</sub> Quiescent Supply Current   | I <sub>DDQ</sub>  | _    | _    | 100  | μA    |  |  |  |  |
| V <sub>DD</sub> Supply Current   | I <sub>DD</sub>   | _    | _    | 25   | mA    | f <sub>CLK</sub> = 30 MHz,<br>LE = low                       |  |  |  |
| High-Level Output Voltage  | HV <sub>OH</sub>  | 70   | 75   | -    | V     | $I_{OUT} = 75 \text{ mA},$<br>$V_{PP} = 80 \text{ V}$        |  |  |  |
| Output P-Channel Body Diode  | HV <sub>OHD</sub> | _    | _    | 83   | V     | I <sub>OUT</sub> = -75 mA,<br>V <sub>PP</sub> = 80V (Note 1) |  |  |  |
| Low-Level Output Voltage   | HV <sub>OL</sub>  | _    | 5.0  | 10   | V     | I <sub>OUT</sub> = -75 mA                                    |  |  |  |
| Output N-Channel Body Diode  | HV <sub>OLD</sub> | -3.0 | _    | _    | V     | I <sub>OUT</sub> = 75 mA (Note 1)                            |  |  |  |
| Logic Input High Current   | I <sub>IH</sub>   | _    | _    | 1.0  | μA    | $V_{IH} = V_{DD}$  |  |  |  |
|  |                   | 10   | 30   | 50   |       | $V_{IH} = V_{DD}$ , RST and POL only                         |  |  |  |

Note 1: Specification is for design guidance only.

# DC ELECTRICAL CHARACTERISTICS (CONTINUED)

| <b>Electrical Specification:</b> Unless otherwise specified, $T_A = T_J = +25^{\circ}C$ , $V_{DD} = 5.0V$ and $V_{PP} = 80V$ . |                 |      |      |      |       |                          |  |  |  |
|--|-----------------|------|------|------|-------|--------------------------|--|--|--|
| Parameter  | Symbol          | Min. | Тур. | Max. | Units | Conditions               |  |  |  |
| Logic Input Low Current  | I <sub>IL</sub> | -1.0 | -    | _    | μA    | V <sub>IL</sub> = -0.3V  |  |  |  |
| Logic Output High  | V <sub>OH</sub> | 3.5  | _    | _    | V     | I <sub>OUT</sub> = 4 mA  |  |  |  |
| Logic Output Low   | V <sub>OL</sub> | _    | _    | 1.0  |       | I <sub>OUT</sub> = -4 mA |  |  |  |

Note 1: Specification is for design guidance only.

#### **AC ELECTRICAL CHARACTERISTICS**

| <b>Electrical Characteristics:</b> Unless otherwise specified $T_A = T_J = +25$ °C, $V_{DD} = 5.0$ V and $V_{PP} = 80$ V. |                   |      |      |      |       |                         |  |  |  |
|---|-------------------|------|------|------|-------|-------------------------|--|--|--|
| Parameter   | Symbol            | Min. | Тур. | Max. | Units | Conditions              |  |  |  |
| Data Clock Frequency  | f <sub>CLK</sub>  | _    | _    | 30   | MHz   |                         |  |  |  |
| Clock Pulse Width, High and Low   | t <sub>wCLK</sub> | 16.6 | _    | _    | ns    | Note 1                  |  |  |  |
| LE Pulse Width, High and Low  | t <sub>wLE</sub>  | 16.6 | _    | _    |       | Note 2                  |  |  |  |
| Setup Time, DnA/B to CLK  | t <sub>su1</sub>  | 5    | _    | _    |       | Note 1                  |  |  |  |
| Setup Time, CLK to LE   | t <sub>su2</sub>  | 15   | _    | _    |       | Note 1                  |  |  |  |
| Setup Time, LE to OL,OH   | t <sub>su3</sub>  | 25   | _    | _    |       | Note 1                  |  |  |  |
| Hold Time, CLK to DnA/B   | t <sub>h1</sub>   | 15   | _    | _    |       | Note 1                  |  |  |  |
| Hold Time, LE to CLK  | t <sub>h2</sub>   | 15   | _    | _    |       | Note 1                  |  |  |  |
| CLK to DnA/B (High-to-Low)  | t <sub>pdHL</sub> | _    | _    | 25   |       | C <sub>L</sub> = 170 pF |  |  |  |
| CLK to DnA/B (Low-to-High)  | t <sub>pdLH</sub> | _    | _    | 25   |       | C <sub>L</sub> = 170 pF |  |  |  |
| LE, <del>OL</del> , <del>OH</del> to HV <sub>OUT</sub> n<br>(High-to-Low)   | t <sub>pHL</sub>  | _    | _    | 300  |       | C <sub>L</sub> = 170 pF |  |  |  |
| LE, <del>OL</del> , <del>OH</del> to HV <sub>OUT</sub> n<br>(Low-to-High)   | t <sub>pLH</sub>  | _    | _    | 300  |       | C <sub>L</sub> = 170 pF |  |  |  |
| OE to HV <sub>OUT</sub> n (High-to-Low)   | t <sub>pHZL</sub> | _    | _    | 150  |       | C <sub>L</sub> = 170 pF |  |  |  |
| OE to HV <sub>OUT</sub> n (Low-to-High)   | t <sub>pLZH</sub> | _    | _    | 150  |       | C <sub>L</sub> = 170 pF |  |  |  |
| OE to HV <sub>OUT</sub> n (High-to-Low)   | t <sub>pHZ</sub>  |      |      | 300  |       |                         |  |  |  |
| OE to HV <sub>OUT</sub> n (Low-to-High)   | t <sub>pLZ</sub>  | _    | _    | 300  |       |                         |  |  |  |
| Rise Time HV <sub>OUT</sub> n   | t <sub>r</sub>    |      | _    | 200  |       | C <sub>L</sub> = 170 pF |  |  |  |
| Fall Time HV <sub>OUT</sub> n   | t <sub>f</sub>    | _    |      | 200  |       | C <sub>L</sub> = 170 pF |  |  |  |

**Note 1:** Specification is obtained by characterization and is not 100% tested.

### **TEMPERATURE SPECIFICATIONS**

| Parameters                         | Sym.          | Min. | Тур. | Max. | Units | Conditions |  |  |  |
|------------------------------------|---------------|------|------|------|-------|------------|--|--|--|
| Temperature Ranges                 |               |      |      |      |       |            |  |  |  |
| Operating Junction Temperature     | TJ            | -40  |      | +125 | °C    |            |  |  |  |
| Storage Temperature                | $T_A$         | -65  |      | +150 | °C    |            |  |  |  |
| Package Thermal Resistance         |               |      |      |      |       |            |  |  |  |
| Thermal Resistance, 169-Ball TFBGA | $\theta_{JA}$ | _    | 27   | _    | °C/W  |            |  |  |  |

<sup>2:</sup> Specification is for design guidance only.

# 1.1 Logic Characteristics

TABLE 1-2: LOGIC FUNCTION TRUTH TABLE

|                     |     |        |          | Inpu |    | Outputs |    |    |                     |                        |          |
|---------------------|-----|--------|----------|------|----|---------|----|----|---------------------|------------------------|----------|
| Function            | RST | Data   | CLK      | LE   | OE | POL     | OL | ОН | Shift Reg.<br>1 296 | HV<br>Outputs<br>1 296 | Data Out |
| All Low             | L   | Х      | Χ        | Х    | Н  | Х       | L  | Х  | * * *               | L LL                   | *        |
| All High            | L   | Х      | Χ        | Χ    | Н  | Χ       | Н  | L  | * **                | H HH                   | *        |
| Output High Z       | L   | Х      | Χ        | Χ    | L  | Χ       | Χ  | Х  | * **                | Z ZZ                   | *        |
| Invert Mode         | L   | Х      | Χ        | L    | Н  | Н       | Н  | Н  | * * *               | * **(b)                | *        |
| Load S/R            | L   | H or L | <u></u>  | L    | Н  | L       | Н  | Н  | H or L **           | * * *                  | *        |
| Store Data          | L   | Х      | Χ        | L    | Н  | L       | Н  | Н  | * * *               | * **                   | *        |
| in Latches          | L   | Х      | Χ        | L    | Н  | Н       | Н  | Н  | * * *               | * ** (b)               | *        |
| Transparent<br>Mode | L   | L      | <u></u>  | Н    | Н  | L       | Н  | Н  | L***                | L * **                 | *        |
|                     | L   | Н      | <u>_</u> | Н    | Н  | L       | Н  | Н  | H * **              | H * **                 | *        |
| Reset               | Н   | Х      | Χ        | Х    | Н  | L       | Н  | Н  | L***                | L * **                 | L        |

#### Legend:

D = Data

H = Level High

L = Level Low

X = Don't Care

Z = High Impedance

b = Inversion


\* = Dependent of previous stage's state before the last CLK or last LE high

= Low-to-High Transition


**TABLE 1-3: OUTPUT SHIFT OPERATION** 

| Input | Output | DIR | Shift Operation |
|-------|--------|-----|-----------------|
| D1A   | D1B    | L   | D1 to D16       |
| D2A   | D2B    | L   | D17 to D32      |
| D3A   | D3B    | L   | D33 to D48      |
| D4A   | D4B    | L   | D49 to D64      |
| D5A   | D5B    | L   | D65 to D80      |
| D6A   | D6B    | L   | D81 to D96      |
| D1B   | D1A    | Н   | D16 to D1       |
| D2B   | D2A    | П   | D32 to D17      |
| D3B   | D3A    | Н   | D48 to D33      |
| D4B   | D4A    | Н   | D64 to D49      |
| D5B   | D5A    | Н   | D80 to D65      |
| D6B   | D6A    | Н   | D96 to D81      |

# 1.2 Timing Diagram



### 1.3 Input and Output Equivalent Circuits



# 2.0 PACKAGE PIN CONFIGURATION AND FUNCTION DESCRIPTION

This section details the pin designation for the 169-Ball TFBGA package (Figure 2-1). The descriptions of the pins are listed in Table 2-1.

| Top V | 'iew                 |                      |                      |                      |                      |                      |                      |                      |                      |                      |                      |                      |                      |
|-------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
|       | 1                    | 2                    | 3                    | 4                    | 5                    | 6                    | 7                    | 8                    | 9                    | 10                   | 11                   | 12                   | 13                   |
|       |                      |                      |                      |                      |                      |                      |                      |                      |                      |                      |                      |                      |                      |
| Α     | HV <sub>OUT</sub> 66 | HV <sub>OUT</sub> 65 | HV <sub>out</sub> 63 | HV <sub>out</sub> 60 | HV <sub>OUT</sub> 57 | HV <sub>OUT</sub> 54 | HV <sub>OUT</sub> 51 | HV <sub>OUT</sub> 48 | HV <sub>OUT</sub> 45 | HV <sub>OUT</sub> 42 | HV <sub>out</sub> 39 | HV <sub>OUT</sub> 36 | HV <sub>OUT</sub> 34 |
| В     |                      |                      |                      |                      |                      |                      |                      |                      |                      |                      |                      |                      |                      |
|       | HV <sub>OUT</sub> 67 | HV <sub>OUT</sub> 64 | HV <sub>OUT</sub> 62 | HV <sub>OUT</sub> 59 | HV <sub>OUT</sub> 56 | HV <sub>OUT</sub> 53 | HV <sub>OUT</sub> 50 | HV <sub>OUT</sub> 47 | HV <sub>OUT</sub> 44 | HV <sub>OUT</sub> 41 | HV <sub>OUT</sub> 38 | HV <sub>OUT</sub> 35 | HV <sub>OUT</sub> 33 |
| С     | HV <sub>OUT</sub> 69 | HV <sub>OUT</sub> 68 | HV <sub>OUT</sub> 61 | HV <sub>OUT</sub> 58 | HV <sub>OUT</sub> 55 | HV <sub>OUT</sub> 52 | HV <sub>OUT</sub> 49 | HV <sub>OUT</sub> 46 | HV <sub>OUT</sub> 43 | HV <sub>OUT</sub> 40 | HV <sub>OUT</sub> 37 | HV <sub>OUT</sub> 31 | HV <sub>OUT</sub> 32 |
| D     | HV <sub>OUT</sub> 72 | HV <sub>OUT</sub> 71 | HV <sub>OUT</sub> 70 | NC                   | HV <sub>OUT</sub> 28 | HV <sub>OUT</sub> 29 | HV <sub>out</sub> 30 |
| Е     | HV <sub>OUT</sub> 75 | HV <sub>OUT</sub> 74 | HV <sub>OUT</sub> 73 | NC                   | V <sub>PP</sub>      | V <sub>PP</sub>      | NC                   | V <sub>PP</sub>      | $\bigvee_{V_{PP}}$   | NC                   | HV <sub>OUT</sub> 25 | HV <sub>OUT</sub> 26 | HV <sub>OUT</sub> 27 |
| F     | HV <sub>out</sub> 78 | HV <sub>OUT</sub> 77 | HV <sub>OUT</sub> 76 | NC                   | $\bigvee_{V_{PP}}$   | $\bigvee_{V_{PP}}$   | $\bigvee_{V_{PP}}$   | $\bigvee_{V_{PP}}$   | $\bigvee_{V_{PP}}$   | NC                   | HV <sub>OUT</sub> 22 | HV <sub>OUT</sub> 23 | HV <sub>out</sub> 24 |
| G     |                      |                      |                      |                      |                      |                      |                      |                      |                      |                      |                      |                      |                      |
|       | HV <sub>OUT</sub> 81 | HV <sub>OUT</sub> 80 | HV <sub>OUT</sub> 79 | NC                   | V <sub>PP</sub>      | NC                   | HV <sub>OUT</sub> 19 | HV <sub>OUT</sub> 20 | HV <sub>OUT</sub> 21 |
| Н     | HV <sub>OUT</sub> 84 | HV <sub>OUT</sub> 83 | HV <sub>OUT</sub> 82 | NC                   | $HV_{GND}$           | HV <sub>GND</sub>    | $HV_{GND}$           | $HV_{GND}$           | $HV_{GND}$           | NC                   | HV <sub>OUT</sub> 16 | HV <sub>OUT</sub> 17 | HV <sub>OUT</sub> 18 |
| J     | HV <sub>OUT</sub> 87 | HV <sub>OUT</sub> 86 | HV <sub>OUT</sub> 85 | NC                   | HV <sub>GND</sub>    | NC                   | HV <sub>OUT</sub> 13 | HV <sub>OUT</sub> 14 | HV <sub>OUT</sub> 15 |
| K     | HV <sub>out</sub> 90 | UV 80                |                      | NC                   | $\bigcirc$           | GND                  | $\bigcirc$           | GND                  | NC                   |                      |                      |                      |                      |
| L     | HV <sub>OUT</sub> 90 | HV <sub>OUT</sub> 89 | HV <sub>OUT</sub> 88 | NC                   | V <sub>DD</sub>      | GND                  | V <sub>DD</sub>      | GND                  | NC                   | NC                   | HV <sub>OUT</sub> 10 | HV <sub>out</sub> 11 | HV <sub>OUT</sub> 12 |
| -     | HV <sub>OUT</sub> 92 | HV <sub>OUT</sub> 91 | NC                   | D4B                  | D1B                  | <u>OL</u>            | RST                  | D6A                  | D3A                  | NC                   | HV <sub>out</sub> 1  | HV <sub>OUT</sub> 8  | HV <sub>out</sub> 9  |
| М     | HV <sub>OUT</sub> 93 | HV <sub>OUT</sub> 95 | NC                   | D5B                  | D2B                  | OE                   | DIR                  | CLK                  | D4A                  | D1A                  | HV <sub>OUT</sub> 2  | HV <sub>ouT</sub> 4  | HV <sub>out</sub> 7  |
| N     | ()                   | ()                   |                      |                      |                      |                      |                      |                      |                      |                      | ( )                  | ( )                  | ( )                  |
|       | HV <sub>OUT</sub> 94 | HV <sub>OUT</sub> 96 | NC                   | D6B                  | D3B                  | POL                  | он                   | LE                   | D5A                  | D2A                  | HV <sub>out</sub> 3  | HV <sub>OUT</sub> 5  | HV <sub>OUT</sub> 6  |

FIGURE 2-1: 169-Ball TFBGA Package

TABLE 2-1: PIN ASSIGNMENT

| Pin # | Symbol               | Pin #   | Symbol               | Pin #  | Symbol               |
|-------|----------------------|---|----------------------|--------|----------------------|
| A1    | HV <sub>OUT</sub> 66 | D3  | HV <sub>OUT</sub> 70 | K6, K8 | GND                  |
| A2    | HV <sub>OUT</sub> 65 | D4, D5, D6, D7, D8, D9, D10,<br>E4, E7, E10, F4, F10, G4,<br>G10, H4, H10, J4, J10, K4,<br>K9, K10, L3, L10, M3, N3 | NC                   | K11    | HV <sub>OUT</sub> 10 |
| А3    | HV <sub>OUT</sub> 63 | D11   | HV <sub>OUT</sub> 28 | K12    | HV <sub>OUT</sub> 11 |
| A4    | HV <sub>OUT</sub> 60 | D12   | HV <sub>OUT</sub> 29 | K13    | HV <sub>OUT</sub> 12 |
| A5    | HV <sub>OUT</sub> 57 | D13   | HV <sub>OUT</sub> 30 | L1     | HV <sub>OUT</sub> 92 |
| A6    | HV <sub>OUT</sub> 54 | E1  | HV <sub>OUT</sub> 75 | L2     | HV <sub>OUT</sub> 91 |
| A7    | HV <sub>OUT</sub> 51 | E2  | HV <sub>OUT</sub> 74 | L4     | DB4                  |
| A8    | HV <sub>OUT</sub> 48 | E3  | HV <sub>OUT</sub> 73 | L5     | DB1                  |
| A9    | HV <sub>OUT</sub> 45 | E5, E6, E8, E9, F5, F6, F7,<br>F8, F9, G5, G6, G7, G8, G9   | $V_{PP}$             | L6     | ŌĹ                   |
| A10   | HV <sub>OUT</sub> 42 | E11   | HV <sub>OUT</sub> 25 | L7     | RST                  |
| A11   | HV <sub>OUT</sub> 39 | E12   | HV <sub>OUT</sub> 26 | L8     | D6A                  |
| A12   | HV <sub>OUT</sub> 36 | E13   | HV <sub>OUT</sub> 27 | L9     | D3A                  |
| A13   | HV <sub>OUT</sub> 34 | F1  | HV <sub>OUT</sub> 78 | L11    | HV <sub>OUT</sub> 1  |
| B1    | HV <sub>OUT</sub> 67 | F2  | HV <sub>OUT</sub> 77 | L12    | HV <sub>OUT</sub> 8  |
| B2    | HV <sub>OUT</sub> 64 | F3  | HV <sub>OUT</sub> 76 | L13    | HV <sub>OUT</sub> 9  |
| В3    | HV <sub>OUT</sub> 62 | F11   | HV <sub>OUT</sub> 22 | M1     | HV <sub>OUT</sub> 93 |
| B4    | HV <sub>OUT</sub> 59 | F12   | HV <sub>OUT</sub> 23 | M2     | HV <sub>OUT</sub> 95 |
| B5    | HV <sub>OUT</sub> 56 | F13   | HV <sub>OUT</sub> 24 | M4     | DB5                  |
| B6    | HV <sub>OUT</sub> 53 | G1  | HV <sub>OUT</sub> 81 | M5     | DB2                  |
| B7    | HV <sub>OUT</sub> 50 | G2  | HV <sub>OUT</sub> 80 | M6     | OE                   |
| B8    | HV <sub>OUT</sub> 47 | G3  | HV <sub>OUT</sub> 79 | M7     | DIR                  |
| B9    | HV <sub>OUT</sub> 44 | G11   | HV <sub>OUT</sub> 19 | M8     | CLK                  |
| B10   | HV <sub>OUT</sub> 41 | G12   | HV <sub>OUT</sub> 20 | M9     | D4A                  |
| B11   | HV <sub>OUT</sub> 38 | G13   | HV <sub>OUT</sub> 21 | M10    | D1A                  |
| B12   | HV <sub>OUT</sub> 35 | H1  | HV <sub>OUT</sub> 84 | M11    | HV <sub>OUT</sub> 2  |
| B13   | HV <sub>OUT</sub> 33 | H2  | HV <sub>OUT</sub> 83 | M12    | HV <sub>OUT</sub> 4  |
| C1    | HV <sub>OUT</sub> 69 | H3  | HV <sub>OUT</sub> 82 | M13    | HV <sub>OUT</sub> 7  |
| C2    | HV <sub>OUT</sub> 68 | H5, H6, H7, H8, H9,<br>J5, J6, J7, J8, J9   | HVGND                | N1     | HV <sub>OUT</sub> 94 |
| C3    | HV <sub>OUT</sub> 61 | H11   | HV <sub>OUT</sub> 16 | N2     | HV <sub>OUT</sub> 96 |
| C4    | HV <sub>OUT</sub> 58 | H12   | HV <sub>OUT</sub> 17 | N4     | DB6                  |
| C5    | HV <sub>OUT</sub> 55 | H13   | HV <sub>OUT</sub> 18 | N5     | D3B                  |
| C6    | HV <sub>OUT</sub> 52 | J1  | HV <sub>OUT</sub> 87 | N6     | POL                  |
| C7    | HV <sub>OUT</sub> 49 | J2  | HV <sub>OUT</sub> 86 | N7     | OH                   |
| C8    | HV <sub>OUT</sub> 46 | J3  | HV <sub>OUT</sub> 85 | N8     | LE                   |
| C9    | HV <sub>OUT</sub> 43 | J11   | HV <sub>OUT</sub> 13 | N9     | D5A                  |
| C10   | HV <sub>OUT</sub> 40 | J12   | HV <sub>OUT</sub> 14 | N10    | D2A                  |
| C11   | HV <sub>OUT</sub> 37 | J13   | HV <sub>OUT</sub> 15 | N11    | HV <sub>OUT</sub> 3  |
| C12   | HV <sub>OUT</sub> 31 | K1  | HV <sub>OUT</sub> 90 | N12    | HV <sub>OUT</sub> 5  |
| C13   | HV <sub>OUT</sub> 32 | K2  | HV <sub>OUT</sub> 89 | N13    | HV <sub>OUT</sub> 6  |
| D1    | HV <sub>OUT</sub> 72 | K3  | HV <sub>OUT</sub> 88 |        | ,                    |
| D2    | HV <sub>OUT</sub> 71 | K5, K7  | V <sub>DD</sub>      |        |                      |

# 2.1 High-Voltage Output Pins (HV<sub>OUT</sub>1 to HV<sub>OUT</sub>96)

These are the high-voltage output channels (Push-Pull).

# 2.2 High-Voltage Power Supply Pins (V<sub>PP</sub>)

High-voltage power supply pins for the output channels  $(HV_{OUT}n)$ .

#### 2.3 High-Voltage Ground Pins (HV<sub>GND</sub>)

High-voltage ground pins provide the reference ground level for the high-voltage output channels.

#### 2.4 Logic Power Supply Pins (V<sub>DD</sub>)

Logic power supply pins for the 16-bit shift registers, 96-bit latch and decoders.

# 2.5 Data Input/Output Pins (D1B, D2B, D3B, D4B, D5B, D6B)

Data Input/Output pins are configurable as inputs or outputs for the shift registers depending on the state of the Direction pin (DIR).

When DIR is High, pins D1B to D6B are configured as inputs to the data shift registers. When DIR is Low, these pins are configured as outputs of the data shift registers.

### 2.6 Polarity Pin (POL)

The Polarity pin inverts the current state for all the  $HV_{OUT}$ n channels (from High to Low or Low to High) when set High.

#### 2.7 Output Enable Pin (OE)

The Output Enable pin controls the functionality of the high-voltage output channels.

When OE is High, all HV $_{OUT}$ n channels are enabled and form a push-pull configuration to operate according to input data or OL,  $\overline{OH}$  or POL configuration states. When OE is Low, all HV $_{OUT}$ n channels are forced to a high-impedance state, regardless of the data stored in the 96-bit latch or the states of the  $\overline{OL}$ ,  $\overline{OH}$  and POL pins.

### 2.8 Output Low Pin (OL)

The Output Low pin sets all high-voltage output channels ( $HV_{OUT}1$  to  $HV_{OUT}96$ ) to a Low level state ( $HV_{GND}$ ).

When  $\overline{OL}$  is set Low and OE is High, all the HV<sub>OUT</sub>n channels are forced to a Low-level state (HV<sub>GND</sub>), regardless of the data stored in the 96-bit latch. See Table 1-2 for more information.

### 2.9 Output High Pin (OH)

The Output High pin sets all high-voltage output channels ( $HV_{OUT}$ 1 to  $HV_{OUT}$ 96) to a High-level state ( $V_{PP}$ ).

When  $\overline{OH}$  is Low while OE and  $\overline{OL}$  are High, all the HV<sub>OUT</sub>n channels are forced to a High-level state (V<sub>PP</sub>), regardless of the data stored in the 96-bit latch. See Table 1-2 for more information.

#### 2.10 Direction Pin (DIR)

The DIR pin controls the direction of the input data flow for the input registers, whether it is clockwise (DnA to DnB) or counter-clockwise (DnB to DnA).

When DIR is set High, data flows from DnB to DnA. When DIR is set Low, data flows from DnA to DnB. See Table 1-3 for more information.

#### 2.11 Logic Ground Pins (GND)

Logic ground pins provide a reference ground level for the low-voltage section of the IC, shift registers, latches and decoders.

#### 2.12 Reset Pin (RST)

The RST pin clears shift registers and the 96-bit latch data content when it is set High. See Table 1-2 for more information.

#### 2.13 Latch Enable Pin (LE)

The Latch Enable pin controls the data transfer from the input shift registers to the 96-bit latch and the  $HV_{OUT}n$  channels. See Table 1-2 for more information.

#### 2.14 Clock Input Pin (CLK)

This is the clock input pin for the 16-bit input shift registers.

# 2.15 Data Input/Output Pins (D1A, D2A, D3A, D4A, D5A, D6A)

The Data Input/Output pins are configurable as inputs or outputs for the shift registers depending on the state of the Direction pin (DIR).

When DIR is Low, pins D1A to D6A are configured as inputs to the data shift registers. When DIR is High, pins D1A to D6A are configured as outputs of the data shift registers.

#### 2.16 No Connection Pins (NC)

NC pins do not have any functionality on the IC. These pins should not be connected.

#### 3.0 FUNCTIONAL DESCRIPTION

The HV582 is a unipolar, 96-channel low-voltage serial to high-voltage parallel converter. The device consists of six parallel 16-bit shift registers, a 96-bit latch and 96 high-voltage outputs.

The six independent shift registers allow data to be updated into the 96-bit latch at six times the speed of a single register (30 MHz), providing a fast update rate for the 96 output channels. The 96-bit latch holds the data for the high-voltage output channels; whether it is a High-level or Low-level state. The flow of the input data can switch direction from clockwise (D1-6A to D1-6B) to counter-clockwise (D1-6B to D1-6A) by controlling the DIR pin. A reset pin (RST) is provided to clear the contents of the latches. All channels can be set at the same time to a high-impedance state (High Z), Low-level state, High-level state, or to alter their polarity through the OE,  $\overline{OL}$ ,  $\overline{OH}$  and POL pins, respectively.

The high-output voltages (HV<sub>OUT</sub>n) can operate from 10V to 80V with a maximum current source and sink capability of 75 mA.

#### 3.1 Application Information

HV582 is designed for applications requiring multiple high-voltage outputs with current sinking and sourcing capabilities in the range of ±75 mA. Typical applications where the HV582 is utilized are in plasma displays, Inkjet printer drivers and 3D printer drivers.






FIGURE 3-1: Typical Application Block Diagram.

#### 4.0 PACKAGING INFORMATION

#### 4.1 Package Marking Information

169-Ball TFBGA (10 x10 x1.1 mm)





**Legend:** XX...X Product Code or Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3)


can be found on the outer packaging for this package.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include

the corporate logo.

# 169-Ball Thin Fine Pitch Ball Grid Array (7G) - 10x10x1.10 mm Body [TFBGA] (Complies with JEDEC Terminal Assignment recommendations)


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-377-J Rev C Sheet 1 of 2

# 169-Ball Thin Fine Pitch Ball Grid Array (7G) - 10x10x1.10 mm Body [TFBGA] (Complies with JEDEC Terminal Assignment recommendations)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                     | Units  | N              | S        |      |  |  |
|---------------------|--------|----------------|----------|------|--|--|
| Dimension           | Limits | MIN            | NOM      | MAX  |  |  |
| Number of Terminals | N      |                | 169      |      |  |  |
| Pitch               | е      |                | 0.75 BSC |      |  |  |
| Overall Height      | Α      | 1.10           |          |      |  |  |
| Standoff            | A1     | 0.21 0.32 -    |          |      |  |  |
| Mold Cap Thickness  | A2     | 0.50           | 0.45     | 0.50 |  |  |
| Overall Length      | D      | 10.00          |          |      |  |  |
| Overall Width       | Е      | 10.00          |          |      |  |  |
| Ball Diameter       | b      | 0.35 0.40 0.45 |          |      |  |  |

#### Notes:

- 1. Terminal A1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-377-J Rev C Sheet 2 of 2

# 169-Ball Thin Fine Pitch Ball Grid Array (7G) - 10x10x1.10 mm Body [TFBGA] (Complies with JEDEC Terminal Assignment recommendations)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

| Units                       |                  | MILLIMETERS |      |     |
|-----------------------------|------------------|-------------|------|-----|
| Dimension                   | Dimension Limits |             | NOM  | MAX |
| Contact Pitch               | Е                | 0.75 BSC    |      |     |
| Contact Pad Spacing         | C1               |             | 9.00 |     |
| Contact Pad Spacing         | C2               |             | 9.00 |     |
| Contact Pad Diameter (X169) | b                |             | 0.35 |     |

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2377-J Rev C

### **APPENDIX A: REVISION HISTORY**

# **Revision A (December 2015)**

• Original release of this document.



**NOTES:** 

# PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO.<br>Device | XX-X<br>Package |   | Exa<br>a) | amples:<br>HV582GA-G: 169-Ball 10x10 TFBGA Package |
|--------------------|-----------------|---|-----------|--|
| Device:            | HV582:          | Low-Voltage Serial to High-Voltage Parallel<br>Converter with HV Outputs  |           |  |
| Package:           | GA-G =          | Thin Fine Pitch Ball Grid Array - 10 x 10 x 1.1 mm Body, 169-lead (TFBGA) |           |  |



**NOTES:** 

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELoQ, KEELoQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC<sup>32</sup> logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0105-6

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

= ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110

**Canada - Toronto** Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

**Hong Kong** 

Tel: 852-2943-5100 Fax: 852-2401-3431

**Australia - Sydney** Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Dongguan** Tel: 86-769-8702-9880

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470
China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200

Fax: 86-755-8203-1760 **China - Wuhan** Tel: 86-27-5980-5300

Fax: 86-27-5980-5300 China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

#### ASIA/PACIFIC

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-3019-1500

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

**Korea - Seoul** Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857

Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7828

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Poland - Warsaw** Tel: 48-22-3325737

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15