Supertex inc.



P-Channel Enhancement-Mode Vertical DMOS FET

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- ► Low C_{ISS} and fast switching speeds
- High input impedance and high gain
- Excellent thermal stability
- Integral source-to-drain diode

Applications

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Ordering Information

Part Number	Package Option	Packing		
VP3203N3-G	3-Lead TO-92	1000/Bag		
VP3203N3-G P002				
VP3203N3-G P003				
VP3203N3-G P005	3-Lead TO-92	2000/Reel		
VP3203N3-G P013				
VP3203N3-G P014				
VP3203N3-G	TO-243AA (SOT-89)	2000/Reel		

-G denotes a lead (Pb)-free / RoHS compliant package.

Contact factory for Wafer / Die availablity.

Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.

Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV _{DSS}
Drain-to-gate voltage	BV _{DGS}
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Typical Thermal Resistance

Package	$\boldsymbol{\theta}_{_{ja}}$
TO-92	132°C/W
TO-243AA (SOT-89)	133°C/W

Doc.# DSFP-VP3203 B082613

General Description

This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven, silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.


Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Product Summary

BV_{DSS}/BV_{DGS}	R _{DS(ON)} (max)	l _{D(ON)} (min)
-30V	0.6Ω	-4.0A

Pin Configuration





Product Marking



Package may or may not include the following marks: Si or 👘

TO-92



W = Code for week sealed _____ = "Green" Packaging

Package may or may not include the following marks: Si or () TO-243AA (SOT-89)

VP3203

Thermal Characteristics

Package	Ι _D (continuous) [†]	Ι _D (pulsed)	Power Dissipation @T _A = 25°C	l _{DR} [†]	I _{DRM}
TO-92	-650mA	-4.0A	0.74W	-650mA	-4.0A
TO-243AA (SOT-89)	-1100mA	-4.0A	1.6 [‡]	-1100mA	-4.0A

†

 I_p (continuous) is limited by max rated T_j . Mounted on FR5 board, 25mm x 25mm x 1.57mm. ‡

Electrical Characteristics (T₄ = 25°C unless otherwise specified)


Sym	Parameter		Min	Тур	Max	Units	Conditions
BV _{DSS}	Drain-to-source breakdown voltage		-30	-	-	V	V _{GS} = 0V, I _D = -10mA
V _{GS(th)}	Gate threshold voltage		-1.0	-	-3.5	V	$V_{GS} = V_{DS}, I_{D} = -10 \text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with temperature		-	-	-5.5	mV/ºC	$V_{GS} = V_{DS}, I_{D} = -10 \text{mA}$
I _{GSS}	Gate body leakage		-	-1.0	-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
			-	-	-10	μA	V_{GS} = 0V, V_{DS} = Max Rating
I _{DSS}	Zero gate voltage drain current			-	-1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$, $T_A = 125^{\circ}C$
I _{D(ON)}	On-state drain current		-	-14	-	А	V _{GS} = -10V, V _{DS} = -5.0V
		TO-92	-	-	1.0		V _{GS} = -4.5V, I _D = -1.5A
D	Static drain-to-source on-state resistance	SOT-89	-	-	1.0	Ω	V _{GS} = -4.5V, I _D = -750mA
R _{DS(ON)}		TO-92	-	-	0.6		V _{GS} = -10V, I _D = -3.0A
		SOT-89	-	-	0.6		V _{GS} = -10V, I _D = -1.5A
$\Delta R_{DS(ON)}$	Change in $R_{_{DS(ON)}}$ with temperature		-	-	1.0	%/°C	V _{GS} = -10V, I _D = -1.5A
G _{FS}	Forward transductance		1000	2000	-	mmho	V _{DS} = -25V, I _D = -2.0A
C _{ISS}	Input capacitance		-	200	300		V _{GS} = 0V,
C _{oss}	Common source output capacitance		-	100	120	pF	$V_{\rm DS}^{-1} = -25V,$
C _{RSS}	Reverse transfer capacitance		-	45	60		f = 1.0MHz
t _{d(ON)}	Turn-on delay time		-	-	10		
t _r	Rise time	-	-	15	ns	$V_{DD} = -25V,$ $I_{D} = -2.0A,$	
t _{d(OFF)}	Turn-off delay time	-	-	25	113	$R_{\text{gen}} = 10\Omega$	
t _r	Fall time		-	-	25		ULN
V _{SD}	Diode forward voltage drop		-	-	-1.6	V	V _{GS} = 0V, I _{SD} = -1.5A
t _{rr}	Reverse recovery time		-	300	-	ns	V _{GS} = 0V, I _{SD} = -1.0A

Notes:


1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)


2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves







Capacitance vs. Drain-to-Source Voltage





 $\mathbf{V}_{_{(th)}}$ and $\mathbf{R}_{_{DS}}$ Variation with Temperature







Doc.# DSFP-VP3203 B082613


VP3203


Typical Performance Curves (cont.)







Maximum Rated Safe Operating Area






Power Dissipation vs. Ambient Temperature





3-Lead TO-92 Package Outline (N3)



Symb	ol	Α	b	с	D	E	E1	е	e1	L
	MIN	.170	.014†	.014†	.175	.125	.080	.095	.045	.500
Dimensions (inches)	NOM	-	-	-	-	-	-	-	-	-
(MAX	.210	.022†	.022†	.205	.165	.105	.105	.055	.610*

3

Bottom View

JEDEC Registration TO-92.

* This dimension is not specified in the JEDEC drawing.


† This dimension differs from the JEDEC drawing.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

Downloaded from Arrow.com.

3-Lead TO-243AA (SOT-89) Package Outline (N8)



Top View

Side View

Symbo	bl	Α	b	b1	С	D	D1	Е	E1	е	e1	Н	L
	MIN	1.40	0.44	0.36	0.35	4.40	1.62	2.29	2.00†			3.94	0.73 [†]
Dimensions (mm)	NOM	-	-	-	-	-	-	-	-	1.50 BSC		-	-
	MAX	1.60	0.56	0.48	0.44	4.60	1.83	2.60	2.29	200	200	4.25	1.20

JEDEC Registration TO-243, Variation AA, Issue C, July 1986. **†** This dimension differs from the JEDEC drawing

Drawings not to scale.

Supertex Doc. #: DSPD-3TO243AAN8, Version F111010.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.

