




500V, 51A, 0.075Ω Max

# **N-Channel MOSFET**

Power MOS  $8^{\text{TM}}$  is a high speed, high voltage N-channel switch-mode power MOSFET. A proprietary planar stripe design yields excellent reliability and manufacturability. Low switching loss is achieved with low input capacitance and ultra low  $C_{\text{rss}}$  "Miller" capacitance. The intrinsic gate resistance and capacitance of the poly-silicon gate structure help control slew rates during switching, resulting in low EMI and reliable paralleling, even when switching at very high frequency. Reliability in flyback, boost, forward, and other circuits is enhanced by the high avalanche energy capability.



#### **FEATURES**

- · Fast switching with low EMI/RFI
- Low R<sub>DS(on)</sub>
- Ultra low C<sub>rss</sub> for improved noise immunity
- · Low gate charge
- · Avalanche energy rated
- RoHS compliant

### **TYPICAL APPLICATIONS**

- · PFC and other boost converter
- · Buck converter
- Two switch forward (asymmetrical bridge)
- · Single switch forward
- Flyback
- · Inverters

**Absolute Maximum Ratings** 

Symbol	Parameter	Ratings	Unit
L	Continuous Drain Current @ T <sub>C</sub> = 25°C	51	
'D	Continuous Drain Current @ T <sub>C</sub> = 100°C	32	А
I <sub>DM</sub>	Pulsed Drain Current <sup>①</sup>	230	
V <sub>GS</sub>	Gate-Source Voltage	±30	V
E <sub>AS</sub>	Single Pulse Avalanche Energy ©	1580	mJ
I <sub>AR</sub>	Avalanche Current, Repetitive or Non-Repetitive	37	Α

#### **Thermal and Mechanical Characteristics**

Symbol	Characteristic	Min	Тур	Max	Unit	
$P_{D}$	Total Power Dissipation @ T <sub>C</sub> = 25°C			480	W	
$R_{\theta JC}$	Junction to Case Thermal Resistance			0.26	0.26 °C/W	
R <sub>ecs</sub>	Case to Sink Thermal Resistance, Flat, Greased Surface		0.15			
$T_J$ , $T_{STG}$	Operating and Storage Junction Temperature Range -55			150	°C	
V <sub>Isolation</sub>	RMS Voltage (50-60hHz Sinusoidal Waveform from Terminals to Mounting Base for 1 Min.)	2500			V	
W <sub>T</sub>	Package Weight		1.03		OZ	
			29.2		g	
Torque	Terminals and Mounting Screws.			10	in·lbf	
				1.1	N·m	

Symbol	Parameter	Test Conditions		Min	Тур	Max	Unit
V <sub>BR(DSS)</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_{D} = 250\mu A$		500			V
$\Delta V_{BR(DSS)} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	Reference to 25°C, I <sub>D</sub> = 250µA			0.60		V/°C
R <sub>DS(on)</sub>	Drain-Source On Resistance <sup>③</sup>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 37A			0.064	0.075	Ω
V <sub>GS(th)</sub>	Gate-Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 2.5 \text{mA}$		3	4	5	V
$\Delta V_{GS(th)}/\Delta T_{J}$	Threshold Voltage Temperature Coefficient				-10		mV/°C
	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 500V	T <sub>J</sub> = 25°C			100	μA
DSS		V <sub>GS</sub> = 0V	T <sub>J</sub> = 125°C		·	500	μΑ
I <sub>GSS</sub>	Gate-Source Leakage Current	V <sub>GS</sub> = ±30V				±100	nA

## **Dvnamic Characteristics**

## T<sub>1</sub> = 25°C unless otherwise specified


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
9 <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> = 50V, I <sub>D</sub> = 37A		55		S
C <sub>iss</sub>	Input Capacitance	)/ 0)/ )/ 05\/		11600		
C <sub>rss</sub>	Reverse Transfer Capacitance	$V_{GS} = 0V, V_{DS} = 25V$ f = 1MHz		160		
C <sub>oss</sub>	Output Capacitance	1 111112		1250		
$C_{o(cr)} @$	Effective Output Capacitance, Charge Related	V = 0V V = 0V+c 222V		725		pF
C <sub>o(er)</sub> ⑤	Effective Output Capacitance, Energy Related	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V to 333V		365		
Q <sub>g</sub>	Total Gate Charge	)/ 01×40)/ 1 07A		290		
$Q_{gs}$	Gate-Source Charge	$V_{GS} = 0 \text{ to } 10V, I_{D} = 37A,$		65		nC
$Q_{gd}$	Gate-Drain Charge	V <sub>DS</sub> = 250V		130		
t <sub>d(on)</sub>	Turn-On Delay Time	Resistive Switching		45		
t <sub>r</sub>	Current Rise Time	V <sub>DD</sub> = 333V, I <sub>D</sub> = 37A		55		ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$R_{G} = 2.2\Omega^{\textcircled{6}}, V_{GG} = 15V$		120		115
t <sub>f</sub>	Current Fall Time	]		39		


#### **Source-Drain Diode Characteristics**

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
I <sub>s</sub>	Continuous Source Current (Body Diode)	MOSFET symbol showing the integral reverse p-n			51	A
I <sub>SM</sub>	Pulsed Source Current (Body Diode) <sup>①</sup>	integral reverse p-n junction diode (body diode)			230	
V <sub>SD</sub>	Diode Forward Voltage	$I_{SD} = 37A, T_{J} = 25^{\circ}C, V_{GS} = 0V$			1	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>SD</sub> = 37A <sup>③</sup>		695		ns
Q <sub>rr</sub>	Reverse Recovery Charge	$di_{SD}/dt = 100A/\mu s$ , $T_J = 25^{\circ}C$		17		μC
dv/dt	Peak Recovery dv/dt	I <sub>SD</sub> ≤ 37A, di/dt ≤1000A/μs, V <sub>DD</sub> = 333V, T <sub>J</sub> = 125°C			8	V/ns

- (1) Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.
- ② Starting at  $T_J = 25$ °C, L = 2.31mH,  $R_G = 25\Omega$ ,  $I_{AS} = 37A$ .
- ③ Pulse test: Pulse Width < 380μs, duty cycle < 2%.
- $\begin{array}{l} \textcircled{4} \quad C_{o(cr)} \text{ is defined as a fixed capacitance with the same stored charge as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ \textcircled{5} \quad C_{o(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ for any value of } V_{DS} \text{ less than } V_{(BR)DSS}, \text{ use this equation: } C_{O(er)} = -1.65E-7/V_{DS}^2 + 5.51E-8/V_{DS} + 2.03E-10. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored charge as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is def$
- ⑥ R<sub>G</sub> is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)

Microsemi reserves the right to change, without notice, the specifications and information contained herein.









Figure 11. Maximum Effective Transient Thermal Impedance Junction-to-Case vs Pulse Duration

# SOT-227 (ISOTOP®) Package Outline



Dimensions in Millimeters and (Inches)