



QUAD N-CHANNEL MOSFET Qualified per MIL-PRF-19500/597

DESCRIPTION

This 2N7334 device is military qualified up to a JANTXV level for high-reliability applications. Microsemi also offers numerous other products to meet higher and lower power voltage regulation applications.

Important: For the latest information, visit our website http://www.microsemi.com.

FEATURES

- JEDEC registered 2N7334 number.
- JAN, JANTX, and JANTXV qualifications are available per MIL-PRF-19500/597.
- RoHS compliant versions available (commercial grade only).

APPLICATIONS / BENEFITS

- High frequency operation.
- Lightweight.
- ESD rated to class 1A.

MAXIMUM RATINGS @ $T_A = +25 \, {}^{\circ}C$ unless otherwise noted.

Parameters / Test Conditions	Symbol	Value	Unit
Operating & Storage Temperature	T _{op} , T _{stg}	-55 to +150	°C
Thermal Resistance, Junction to Ambient 1 die 4 die	R _{ØJA}	90 50	°C/W
Gate – Source Voltage	V _{GS}	± 20	V
Continuous Drain Current @ T _C = +25 °C	I _{D1}	1.0	А
Continuous Drain Current @ T _C = +100 °C	I _{D2}	0.6	A
Max. Power Dissipation @ T_c = +25 °C (free air) ⁽¹⁾	PT	1.4	W
Maximum Drain to Source On State Resistance ^(1, 2) @ T _J = +25 °C @ T _J = +150 °C	MAX R _{ds(on)}	0.70 1.4	Ω
Collector Efficiency	Is	1.0	А
Single Pulse Avalanche Energy Capability	E _{AS}	75	MJ
Repetitive Avalanche Energy Capability	E _{AR}	.14	MJ
Rated Avalanche Current (repetitive and nonrepetitive)	I _{AR}	1.0	A
Off-State Current	I _{DM}	4.0	A (pk)

<u>Notes</u>: 1. Derated linearly 11 mW/°C for $T_c > +25$ °C.

 The following formula derives the maximum theoretical I_D limit. I_D is limited by package and internal wires and may also be limited by pin diameter:

$$I_{D} = \sqrt{\frac{T_{J} (max) - T_{C}}{R_{\theta JC} x R_{DS(on)} @ T_{J} (max)}}$$

<u>Qualified Levels</u>: JAN, JANTX, and JANTXV



MO-036AB Package

MSC – Lawrence

6 Lake Street, Lawrence, MA 01841 Tel: 1-800-446-1158 or (978) 620-2600 Fax: (978) 689-0803

MSC – Ireland

Gort Road Business Park, Ennis, Co. Clare, Ireland Tel: +353 (0) 65 6840044 Fax: +353 (0) 65 6822298

Website:

www.microsemi.com

3. $I_{DM} = 4 \times I_{D1}$ as calculated in note 2.



MECHANICAL and PACKAGING

- CASE: Ceramic, lid: alloy 42, Au over Ni plating.
- TERMINALS: Alloy 42, Au over Ni plating, solder dipped. RoHS compliant without solder dipping on commercial grade only.
- MARKING: Manufacturer's ID, part number, date code.
- WEIGHT: Approx. 1.3 grams.
- See <u>Package Dimensions</u> on last page.

PART NOMENCLATURE



SYMBOLS & DEFINITIONS				
Symbol	Definition			
I _D	Drain current			
١ _F	Forward current			
Tc	Case temperature			
V _{DD}	Drain supply voltage			
V _{DS}	Drain to source voltage			
V _{GS}	Gate to source voltage			



Parameters / Test Conditions	Symbol	Min.	Max.	Unit
OFF CHARACTERTICS	L			1
Drain-Source Breakdown Voltage	V	100		V
$V_{GS} = 0 V$, $I_D = 1m A$	V (BR)DSS	100		v
Gate-Source Voltage (Threshold)				
$V_{DS} \ge V_{GS}, I_D = 0.25 \text{mA}$	V _{GS(th)1}	2.0	4.0	V
V _{DS} ≥ V _{GS} , I _D = 0.25 mA, T _j = +125 °C	V _{GS(th)2}	1.0		v
V _{DS} ≥ V _{GS} , I _D = 0.25 mA, T _j = -55 °C	V _{GS(th)3}		5.0	
Gate Current				
$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	I _{GSS1}		±100	nA
V _{GS} = ±20 V, V _{DS} = 0 V, T _j = +125 °C	I _{GSS2}		±200	
Drain Current				
V_{GS} = 0 V, V_{DS} = 80 % of rated V_{DS}	I _{DSS1}		25	μA
V_{GS} = 0 V, V_{DS} = 80 % of rated V_{DS} , T_j = +125 °C	I _{DSS2}		0.25	mA
Static Drain-Source On-State Resistance				
$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 0.60 \text{ A}$	r _{DS(on)1}		0.70	Ω
$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 1.0 \text{ A}$	r _{DS(on)2}		0.80	Ω
T _j = +125 °C				
V _{GS} = 10 V, I _D = 0.60 A	r _{DS(on)3}		1.4	Ω
Diode Forward Voltage	Ver		1.5	V
$V_{GS} = 0 V, I_{D} = 1.0 A$	• 50			v

ELECTRICAL CHARACTERISTICS @ T_A = +25 °C, unless otherwise noted

DYNAMIC CHARACTERISTICS

Parameters / Test Conditions		Symbol	Min.	Max.	Unit
Gate Charge:	Condition B				
On-State Gate Charge		Q _{g(on)}		15	
Gate to Source Charge		Q _{gs}		7.5	nC
Gate to Drain Charge		Q_{gd}		7.5	

SWITCHING CHARACTERISTICS

Parameters / Test Conditions		Symbol	Min.	Max.	Unit
Switching time tests:					
Turn-on delay time	$I_D = 1.0 \text{ A}, V_{GS} = 10 \text{ V},$	t _{d(on)}		20	
Rinse time	Gate drive impedance = 7.5 Ω ,	tr		25	ns
Turn-off delay time	$V_{DD} = 50 V$	t _{d(off)}		40	
Fall time		t _f		40	
Diodo Roverso Recovery Timo	di/dt = 100 A/ μ s, V _{DD} \leq 30 V,	+		200	ne
	I _D = 1.0 A	۲r		200	115



GRAPHS



FIGURE 1 – Thermal Response Curves



FIGURE 2 - Maximum Drain Current vs Case Temperature

T4-LDS-0212, Rev. 2 (121516)



GRAPHS (continued)



FIGURE 3 - Maximum Safe Operating Area



PACKAGE DIMENSIONS



	Dimensions				
Symbol	Inch		Millimeters		Notes
	Min	Max	Min	Max	
BH	.105	.175	2.67	4.45	11
BL	.690	.770	17.53	19.56	
BW	.290	.325	7.37	8.26	
BW ₁	.280	.310	7.11	7.87	10
LH	.025	.055	0.64	1.40	9, 11
LT	.008	.012	0.203	0.305	
LW	.015	.021	0.381	0.533	9
LW ₁	.038	.060	0.97	1.52	

	Dimensions				
Symbol	Inch		Millimeters		Notes
	Min	Max	Min	Max	
LS	.300) TP	7.62 TP		5, 6
LS1	.100) TP	2.54 TP		5, 6
LL	.125	.175	3.18	4.45	11
LL ₁	.000	.030	0.00	0.76	
α	0°	15°	0°	15°	7
R	.010		0.25		
S	.030	.095	0.76	2.41	
N	1	4	14		8

NOTES:

Downloaded from Arrow.com.

- 1. Dimensions are in inches.
- 2. Millimeters are given for general information only.
- 3. Refer to applicable symbol list.
- 4. Dimensioning and tolerancing in accordance with ASME Y14.5.
- 5. Leads within +/- .005 inch (0.13 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 6. LS_1 and LS applies in zone LL_1 when unit installed.
- 7. α applies to spread leads prior to installation.
- 8. N is the number of terminal positions.
- 9. Outlines on which the seating plane is coincident with the base plane (LH = 0), terminals lead standoffs are not required, and LH1 may equal LW along any part of the lead above the seating/base plane.
- 10. BW₁ does not include particles of package materials.
- 11. This dimension shall be measured with the device seated in the seating plane gauge JEDEC Outline No. GS-3.