# 32-Channel Serial to Parallel Converter With High Voltage Push-Pull Outputs

### **Features**


- ▶ Processed with HVCMOS® technology
- Output voltages up to 80V
- ► Low power level shifting
- ► Shift register speed 8.0MHz
- Latched data outputs
- ▶ 5.0V CMOS compatible inputs
- Forward and reverse shifting options
- ► Diode to V<sub>pp</sub> allows efficient power recovery

### **General Description**

The HV9708 is a low voltage serial to high voltage parallel converters with push-pull outputs. This device has been designed for use as a driver for AC-electroluminescent displays. It can also be used in any application requiring multiple output, high voltage current sourcing and sinking capabilities such as driving plasma panels, vacuum fluorescent, or large matrix LCD displays. The inputs are fully CMOS compatible.

This device consists of a 32-bit shift register, 32 latches, and control logic to perform the polarity select and blanking of the outputs.  $HV_{OUT}1$  is connected to the first stage of the shift register through the polarity and blanking logic. Data is shifted through the shift register on the logic low to high transition of the clock. The HV9708 shifts data in the clockwise direction when viewed from the top of the package. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register ( $HV_{OUT}32$ ). Operation of the shift register is not affected by the  $\overline{LE}$  (latch enable),  $\overline{BL}$  (blanking), or the  $\overline{POL}$  (polarity) in-puts. Transfer of data from the shift register to the latch occurs when the  $\overline{LE}$  (latch enable) input is high. The data in the latch is stored when  $\overline{LE}$  is low.

### **Block Diagram**



### **Ordering Information**

Part Number	Package	Packing		
HV9708PJ-G	44-Lead PLCC	27/Tube		
HV9708PJ-G M903	44-Lead PLCC	500/Reel		

<sup>-</sup>G denotes a lead (Pb)-free / RoHS compliant package

### **Absolute Maximum Ratings**


Parameter	Value
Supply voltage, V <sub>DD</sub>	-0.5V to +7.0V
Supply voltage, V <sub>PP</sub>	-0.5V to +90V
Logic input levels	-0.5V to V <sub>DD</sub> +0.5V
Ground current <sup>1</sup>	1.5A
Continuous total power dissipation <sup>2</sup>	1200mW
Operating temperature range	-40°C to +85°C
Storage temperature range	-65°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


#### Notes:

- 1. Duty cycle is limited by the total power dissipated in the package.
- For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C.

### **Pin Configuration**



## **Product Marking**



Package may or may not include the following marks: Si or **44-Lead PLCC** 

## **Typical Thermal Resistance**

Package	$oldsymbol{ heta}_{ja}$
44-Lead PLCC	37°C

### **Recommended Operating Conditions**

Sym	Parameter	Min	Max	Units
V <sub>DD</sub>	Logic voltage supply	4.5	5.5	V
V <sub>PP</sub>	High voltage supply	8.0	80	V
V <sub>IH</sub>	Input high voltage	V <sub>DD</sub> -0.5	$V_{_{\mathrm{DD}}}$	V
V <sub>IL</sub>	Input low voltage	0	0.5	V
f <sub>CLK</sub>	Clock frequency	0	8.0	MHz
T <sub>A</sub>	Operating free-air temperature range	-40	+85	°C

## **Power-Up Sequence**

- 1. Connect ground
- 2. Apply V<sub>DD</sub>
- 3. Set all inputs (Data, CLK, Enable, etc.) to a known state
- 4. Apply V<sub>PP</sub>

Power-down sequence should be the reverse of the above.

The  $V_{PP}$  should not drop below  $V_{DD}$  during operations.


# **Electrical Characteristics** $(V_{PP} = 60V, V_{DD} = 5.0V, T_A = 25^{\circ}C)$ **DC Characteristics**

Sym	Parameter	Min	Max Units		Conditions
l <sub>PP</sub>	V <sub>PP</sub> supply current	-	100	μA	HV <sub>OUTPUTS</sub> high to low
I <sub>DDQ</sub>	I <sub>DD</sub> supply current (quiescent)	-	100	μA	All inputs = V <sub>DD</sub> or GND
l <sub>DD</sub>	I <sub>DD</sub> supply current (operating)	-	15	mA	$V_{DD} = V_{DD} \text{ max}, f_{CLK} = 8.0 \text{ MHz}$
V <sub>OH</sub> (Data)	Shift register output voltage	V <sub>DD</sub> -0.5	-	V	I <sub>o</sub> = -100μA
V <sub>oL</sub> (Data)	Shift register output voltage	-	0.5	V	I <sub>o</sub> = 100μA
I <sub>IH</sub>	Current leakage, any input	-	1.0	μA	Input = V <sub>DD</sub>
I <sub>IL</sub>	Current leakage, any input	-	-1.0	μA	Input = GND
V <sub>oc</sub>	HV output clamp diode voltage	-	-1.5	V	I <sub>oc</sub> = -5.0mA
V <sub>OH</sub>	HV output when sourcing	52	-	V	I <sub>OH</sub> = -20mA, 0 to 70°C
V <sub>OL</sub>	HV output when sinking	-	4.0	V	I <sub>oL</sub> = 5.0mA, 0 to 70°C


### **AC Characteristics**

710 0110110	cteristics									
Sym	Parameter	Min	Max	Units	Conditions					
f <sub>CLK</sub>	Clock frequency	-	8.0	MHz						
t <sub>wL</sub> or t <sub>wH</sub>	Clock width, high or low	62	-	ns						
t <sub>su</sub>	Setup time before CLK rises	25	-	ns						
t <sub>H</sub>	Hold time after CLK rises	10	-	ns						
t <sub>DLH</sub> (Data)	Data output delay after L to H CLK	-	110	ns	CL = 15pF					
t <sub>DHL</sub> (Data)	Data output delay after H to L CLK	-	110	ns	CL = 15pF					
t <sub>DLE</sub>	LE delay after L to H CLK	50	-	ns						
t <sub>wle</sub>	Width of LE pulse	50	-	ns						
t <sub>SLE</sub>	LE setup time before L to H CLK	50	-	ns						
t <sub>on</sub>	Delay from LE to HV <sub>OUT</sub> , L to H	-	500	ns						
t <sub>OFF</sub>	Delay from LE to HV <sub>OUT</sub> , H to L	-	500	ns						

## **Input and Output Equivalent Circuits**



### **Switching Waveforms**



### **Function Table**

			Inputs			Outputs				
Function	Data	CLK	ΙĒ	BL	POL	Shift Reg 1 28	HV Outputs 1 28	Data Out		
All on	Х	Х	×	L	L	• ••	Н НН	•		
All off	Х	X	X	L	Н	• ••	L LL	•		
Invert mode	Х	Х	L	Н	L	• ••	● •●	•		
Load S/R	H OR L	1	L	Н	Н	H or L ●●	• ••	•		
Load latches	Х	X	1	Н	Н	• ••	• ••	•		
Load lateries	Х	X	1	Н	L	• ••	● •●	•		
Transparent latch	L	1	Н	Н	Н	L ••	L ••	•		
mode	Н	1	Н	Н	Н	Н ••	Н ••	•		

#### Notes

 $H = high\ level,\ L = low\ level,\ X = irrelevant,\ \uparrow = low-to-high\ transition$ 

<sup>• =</sup> dependent on previous stage's satte before the last CLK or last  $\overline{LE}$  high.

# **Pin Description**


Pin	Function	Function				
1	HV <sub>OUT</sub> 17	- Tanatan				
2	HV <sub>OUT</sub> 16					
3	HV <sub>OUT</sub> 15					
4	HV <sub>OUT</sub> 14					
5	HV <sub>OUT</sub> 13					
6	HV <sub>OUT</sub> 12					
7	HV <sub>OUT</sub> 11					
8	HV <sub>OUT</sub> 10	High voltage outputs.				
9	HV <sub>OUT</sub> 9	High voltage push-pull outputs, which, depending on controlling low voltage data, can drive				
10	HV <sub>OUT</sub> 8	loads either to a GND, or to $V_{pp}$ rail levels.				
11	HV <sub>OUT</sub> 7					
12	HV <sub>OUT</sub> 6					
13	HV <sub>OUT</sub> 5					
14	HV <sub>OUT</sub> 4					
15	HV <sub>OUT</sub> 3					
16	HV <sub>OUT</sub> 2					
17	HV <sub>out</sub> 1					
40	8 Data Out	Serial data output				
18		Data output for cascading to the data input of the next device.				
19	N/C					
20	N/C	No connect.				
21	Polarity					
		Data shift register clock.				
22	CLK	Input are shifted into the shift register on the positive edge of the clock.				
23	GND	Logic and high voltage ground.				
24	VPP	High voltage power rail.				
25	VDD	Low voltage logic power rail.				
		Latch enable input.				
26	Latch Enable	When LE is high, shift register data is transferred into a data latch. When LE is low, data is latched, and new data can be clocked into the shift register.				
07	Detel	Serial data input.				
27	Data In	Data needs to be present before each rising edge of the clock.				

# Pin Description (cont.)

Pin	Function	Function
28	Blanking	
29	N/C	No connect.
30	HV <sub>OUT</sub> 32	
31	HV <sub>OUT</sub> 31	
32	HV <sub>OUT</sub> 30	
33	HV <sub>OUT</sub> 29	
34	HV <sub>OUT</sub> 28	
35	HV <sub>OUT</sub> 27	
36	HV <sub>OUT</sub> 26	High voltage outputs.
37	HV <sub>OUT</sub> 25	High voltage push-pull outputs, which, depending on controlling low voltage data, can drive
38	HV <sub>OUT</sub> 24	loads either to a GND, or to $V_{PP}$ rail levels.
39	HV <sub>OUT</sub> 23	
40	HV <sub>OUT</sub> 22	
41	HV <sub>OUT</sub> 21	
42	HV <sub>OUT</sub> 20	
43	HV <sub>ουτ</sub> 19	
44	HV <sub>OUT</sub> 18	

## 44-Lead PLCC Package Outline (PJ)

.653x.653in body, .180in height (max), .050in pitch



### Notes:

- A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- Actual shape of this feature may vary.

Symb	ol	Α	<b>A1</b>	A2	b	b1	D	D1	E	E1	е	R
	MIN	.165	.090	.062	.013	.026	.685	.650	.685	.650		.025
Dimension (inches)	NOM	.172	.105	-	-	-	.690	.653	.690	.653	.050 BSC	.035
(11101100)	MAX	.180	.120	.083	.021	.036 <sup>†</sup>	.695	.656	.695	.656		.045

JEDEC Registration MS-018, Variation AC, Issue A, June, 1993.

† This dimension differs from the JEDEC drawing.

Drawings not to scale.

Supertex Doc. #: DSPD-44PLCCPJ, Version F031111.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2014 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

