

R1RP0416D Series

4M High Speed SRAM (256-kword × 16-bit)

Description

The R1RP0416D Series is a 4-Mbit high speed static RAM organized 256-k word × 16-bit. It has realized high speed access time by employing CMOS process (6-transistor memory cell) and high speed circuit designing technology. It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system. It is packaged in 400-mil 44-pin plastic SOJ and 400-mil 44-pin plastic TSOPII.

Features

- Single 5.0V supply: 5.0V ± 10%
- Access time: 10ns / 12ns (max)
- Completely static memory
 - No clock or timing strobe required
- Equal access and cycle times
- Directly TTL compatible
 - All inputs and outputs
- Operating current: 170mA / 160mA (max)
- TTL standby current: 40mA (max)
- CMOS standby current : 5mA (max)
 - : 1.0mA (max) (L-version)
 - : 0.5mA (max) (S-version)
 - Data retention current : 0.5mA (max) (L-version)
 - : 0.2mA (max) (S-version)
- Data retention voltage: 2V (min) (L-version , S-version)
- Center V_{CC} and V_{SS} type pin out


Ordering Information

| Type No. | Access time | Version | Package |
|-----------------|-------------|-----------|-------------------------------|
| R1RP0416DGE-2PR | 12ns | Normal | |
| R1RP0416DGE-2LR | 12ns | L-Version | 400-mil 44-pin plastic SOJ |
| R1RP0416DGE-2SR | 12ns | S-Version | |
| R1RP0416DSB-0PR | 10ns | Normal | |
| R1RP0416DSB-2PR | 12ns | Normal | 400 mil 44 pin plactic TSODI |
| R1RP0416DSB-2LR | 12ns | L-Version | 400-mil 44-pin plastic TSOPII |
| R1RP0416DSB-2SR | 12ns | S-Version | |

R10DS0284EJ0100 Rev.1.00 Nov.18.19



Pin Arrangement




Pin Description

| Pin name | Function |
|---------------|-------------------|
| A0 to A17 | Address input |
| I/O1 to I/O16 | Data input/output |
| CS# | Chip select |
| OE# | Output enable |
| WE# | Write enable |
| UB# | Upper byte select |
| LB# | Lower byte select |
| Vcc | Power supply |
| Vss | Ground |
| NC | No connection |



Block Diagram





Operation Table

| CS# | OE# | WE# | LB# | UB# | Mode | Vcc current | I/O1–I/O8 | I/O9–I/O16 | Ref. cycle |
|-----|-----|-----|-----|-----|------------------|-------------|-----------|------------|-------------|
| Н | × | × | × | × | Standby | ISB, ISB1 | High-Z | High-Z | |
| L | Н | Н | × | × | Output disable | Icc | High-Z | High-Z | |
| L | L | Н | L | L | Read | Icc | Output | Output | Read cycle |
| L | L | Н | L | Н | Lower byte read | Icc | Output | High-Z | Read cycle |
| L | L | Н | Н | L | Upper byte read | Icc | High-Z | Output | Read cycle |
| L | L | Н | Н | Н | _ | Icc | High-Z | High-Z | _ |
| L | × | L | L | L | Write | Icc | Input | Input | Write cycle |
| L | × | L | L | Н | Lower byte write | Icc | Input | High-Z | Write cycle |
| L | × | L | Н | L | Upper byte write | Icc | High-Z | Input | Write cycle |
| L | × | L | Н | Н | | Icc | High-Z | High-Z | |

Note: H: VIH, L: VIL, \times : VIH or VIL

Absolute Maximum Ratings

| Parameter | Symbol | Value | Unit |
|------------------------------------|--------|-----------------------------------|------|
| Supply voltage relative to Vss | Vcc | –0.5 to +7.0 | V |
| Voltage on any pin relative to Vss | VT | -0.5*1 to V _{CC} + 0.5*2 | V |
| Power dissipation | PT | 1.0 | W |
| Operating temperature | Topr | 0 to +70 | °C |
| Storage temperature | Tstg | -55 to +125 | °C |
| Storage temperature under bias | Tbias | -10 to +85 | °C |

Notes: 1. V_T (min) = -2.0V for pulse width (under shoot) \leq 6ns.

2. V_T (max) = V_{CC} + 2.0V for pulse width (over shoot) \leq 6ns.

Recommended DC Operating Conditions

| | | | | (Ta = 0 | to +70°C) |
|----------------|--------------------|--------|-----|-------------------------------------|-----------|
| Parameter | Symbol | Min | Тур | Max | Unit |
| Supply voltage | V _{CC} *3 | 4.5 | 5.0 | 5.5 | V |
| | V _{SS} *4 | 0 | 0 | 0 | V |
| Input voltage | VIH | 2.2 | — | V _{CC} + 0.5 ^{*2} | V |
| | VIL | -0.5*1 | | 0.8 | V |

Notes: 1. V_{IL} (min) = -2.0V for pulse width (under shoot) \leq 6ns.

2. V_{IH} (max) = V_{CC} + 2.0V for pulse width (over shoot) \leq 6ns.

3. The supply voltage with all V_{CC} pins must be on the same level.

4. The supply voltage with all $V_{\mbox{\scriptsize SS}}$ pins must be on the same level.



DC Characteristics

| | | | | (Ta = 0 | to +70°C, | $V_{CC} = 5.0V \pm 10\%, V_{SS} = 0V_{c}$ |
|------------------------------|------------|------------------|-----|-------------------|-----------|---|
| Parameter | | Symbol | Min | Max | Unit | Test conditions |
| Input leakage current | | I _{LI} | — | 2 | μΑ | $V_{IN} = V_{SS}$ to V_{CC} |
| Output leakage current | | I _{LO} | — | 2 | μΑ | $V_{IN} = V_{SS}$ to V_{CC} |
| Operating power supply | 10ns cycle | Icc | | 170 | mA | Min cycle CS# = V _{IL} , I _{OUT} = 0mA |
| current | 12ns cycle | lcc | — | 160 | mA | Other inputs = V_{IH}/V_{IL} |
| Standby power supply current | | I _{SB} | | 40 | mA | Min cycle, CS# = V _{IH} , Other inputs = V _{IH} /V _{IL} |
| | | I _{SB1} | — | 5 | mA | f = 0MHz |
| | | | *1 | 1.0* ¹ | mA | $V_{CC} \ge CS\# \ge V_{CC} - 0.2V,$ (1) $0V \le V_{IN} \le 0.2V$ or |
| | | | *2 | 0.5* ² | mA | (2) $V_{CC} \ge V_{IN} \ge V_{CC} - 0.2V$ |
| Output voltage | | Vol | _ | 0.4 | V | I _{OL} = 8mA |
| | | Vон | 2.4 | | V | I _{OH} = -4mA |

Notes: 1. This characteristics is guaranteed only for L-version.

2. This characteristics is guaranteed only for S-version.

Capacitance

(Ta = +25°C, f = 1.0MHz)

| Parameter | Symbol | Min | Max | Unit | Test conditions |
|----------------------------|--------|-----|-----|------|-----------------|
| Input capacitance*1 | CIN | | 6 | pF | $V_{IN} = 0V$ |
| Input/output capacitance*1 | Ci/O | | 8 | pF | $V_{I/O} = 0V$ |


Note: 1. This parameter is sampled and not 100% tested.



AC Characteristics

Test Conditions (Ta = 0 to +70°C, VCC = $5.0V \pm 10\%$, unless otherwise noted.)

- Input pulse levels: 3.0V/0.0V
- Input rise and fall time: 3ns
- Input and output timing reference levels: 1.5V
- Output load: See figures (Including scope and jig)



Read Cycle

| | | | R1RP | | | | |
|------------------------------------|------------------|--------|---------|--------|---------|------|-------|
| | | 10ns \ | /ersion | 12ns \ | /ersion | | |
| Parameter | Symbol | Min | Max | Min | Max | Unit | Notes |
| Read cycle time | t _{RC} | 10 | | 12 | | ns | |
| Address access time | t _{AA} | — | 10 | — | 12 | ns | |
| Chip select access time | tacs | — | 10 | — | 12 | ns | |
| Output enable to output valid | toe | — | 5 | — | 6 | ns | |
| Byte select to output valid | t _{BA} | — | 5 | — | 6 | ns | |
| Output hold from address change | tон | 3 | — | 3 | — | ns | |
| Chip select to output in low-Z | t _{CLZ} | 3 | — | 3 | — | ns | 1 |
| Output enable to output in low-Z | t _{OLZ} | 0 | — | 0 | — | ns | 1 |
| Byte select to output in low-Z | t _{BLZ} | 0 | — | 0 | — | ns | 1 |
| Chip deselect to output in high-Z | t _{CHZ} | — | 5 | | 6 | ns | 1 |
| Output disable to output in high-Z | tонz | — | 5 | _ | 6 | ns | 1 |
| Byte deselect to output in high-Z | tвнz | | 5 | | 6 | ns | 1 |



Write Cycle

| | | | R1RP | | | | |
|------------------------------------|------------------|--------------|------|--------------|-----|------|-------|
| | | 10ns Version | | 12ns Version | | | |
| Parameter | Symbol | Min | Max | Min | Max | Unit | Notes |
| Write cycle time | t _{WC} | 10 | | 12 | | ns | |
| Address valid to end of write | t _{AW} | 7 | _ | 8 | | ns | |
| Chip select to end of write | tcw | 7 | _ | 8 | | ns | 8 |
| Write pulse width | twp | 7 | _ | 8 | | ns | 7 |
| Byte select to end of write | t _{BW} | 7 | _ | 8 | | ns | |
| Address setup time | tas | 0 | _ | 0 | | ns | 5 |
| Write recovery time | twr | 0 | | 0 | | ns | 6 |
| Data to write time overlap | tow | 5 | | 6 | | ns | |
| Data hold from write time | t _{DH} | 0 | | 0 | | ns | |
| Write disable to output in low-Z | tow | 3 | | 3 | | ns | 1 |
| Output disable to output in high-Z | t _{OHZ} | _ | 5 | _ | 6 | ns | 1 |
| Write enable to output in high-Z | t _{WHZ} | _ | 5 | _ | 6 | ns | 1 |


Notes: 1. Transition is measured ±200mV from steady voltage with output load (B). This parameter is sampled and not 100% tested.

- 2. If the CS# or LB# or UB# low transition occurs simultaneously with the WE# low transition or after the WE# transition, output remains a high impedance state.
- 3. WE# and/or CS# must be high during address transition time.
- 4. If CS#, OE#, LB# and UB# are low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 5. t_{AS} is measured from the latest address transition to the latest of CS#, WE#, LB# or UB# going low.
- 6. twR is measured from the earliest of CS#, WE#, LB# or UB# going high to the first address transition.
- 7. A write occurs during the overlap of a low CS#, a low WE# and a low LB# or a low UB# (t_{WP}). A write begins at the latest transition among CS# going low, WE# going low and LB# going low or UB# going low. A write ends at the earliest transition among CS# going high, WE# going high and LB# going high or UB# going high.
- 8. tcw is measured from the later of CS# going low to the end of write.




Timing Waveforms

Read Timing Waveform (1) (WE# = V_{IH})




Read Timing Waveform (2) (WE# = V_{IH} , LB# = V_{IL} , UB# = V_{IL})



























Low Vcc Data Retention Characteristics

 $(Ta = 0 \text{ to } +70^{\circ}C)$

This characteristics is guaranteed only for L-version and S-version.

| Parameter V _{cc} for data retention | | Symbol | Min | Max | Unit | Test conditions |
|---|-----------|------------------|-----|-----|------|--|
| | | Vdr | 2.0 | — | V | |
| Data retention current | L-version | ICCDR | _ | 500 | μA | $ \begin{array}{l} V_{CC} = 3V \\ V_{CC} \geq CS\# \geq V_{CC} - 0.2V, \end{array} $ |
| | S-Version | ICCDR | | 200 | | (1) $0V \le V_{IN} \le 0.2V$ or (2) $V_{CC} \ge V_{IN} \ge V_{CC} - 0.2V$ |
| Chip deselect to data retention time | | t _{CDR} | 0 | | ns | See retention waveform |
| Operation recovery time | | t _R | 5 | | ms |] |

Low Vcc Data Retention Timing Waveform





Revision History

| | | Description | | | | |
|------|-----------|--------------|----------------------|--|--|--|
| Rev. | Date | Page Summary | | | | |
| 1.00 | Nov.18.19 | - | First Edition issued | | | |

All documents should contain the following section break and paragraph as the last item. The footers of this document refer to the paragraph in order to reference the last page of the document.



Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any
- and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
 Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas
- Electronics products. (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled
- subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.